IP Library Granted Patent US 9,299,286
Granted Patent B2
US 9,299,286 · App. 13/048,433 · Granted Mar 29, 2016

Display device and electronic appliance

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,299,286
App. No.
13/048,433
Granted
Mar 29, 2016
Kind
B2
Abstract

A display device includes: a plurality of arranged pixels, each of which includes an electro-optical component, a write-in transistor writing an image signal in a pixel, a maintenance capacity maintaining the image signal written by the write-in transistor, and a driving transistor driving the electro-optical component based on the image signal maintained by the maintenance capacity, wherein the write-in transistor has a plurality of gates, the gate of the driving transistor side among the plurality of gates has a structure in which a channel region is sandwiched between a first gate electrode and a second gate electrode, and the width of the channel region of the gate of the driving transistor side is narrower than the width of the channel region of other gates.

Claims (16)

1. A display device comprising a plurality of arranged pixels, each of which includes an electro-optical component, a write-in transistor for writing an image signal into the pixel, a maintenance capacity element for maintaining the image signal written by the write-in transistor, and a driving transistor for driving the electro-optical component based on the image signal maintained by the maintenance capacity element,

wherein,

the write-in transistor has a plurality of gates,

a driving transistor side gate from among the plurality of gates has a structure in which a channel region is sandwiched between a first gate electrode and a second gate electrode,

the width of the channel region of the driving transistor side gate is narrower than the width of the channel region of each of the other gates, and

except for the driving transistor side gate, the gates are shielded by a metal wiring layer.

2. The display device according to claim 1 , wherein the second gate electrode has a width that is narrower than a width of the first gate electrode.

3. The display device according to claim 1 , wherein the second gate electrode is formed of the same wiring material as a signal line for transmitting the image signal.

4. The display device according to claim 1 , wherein the write-in transistor has an LDD structure in which an impurity region having a density that is lower than that of a source/drain region is provided between the source/drain region and a channel region.

5. The display device according to claim 4 , wherein the second gate electrode does not overlap the impurity region.

6. The display device according to claim 1 , wherein, in the write-in transistor, a parasitic capacitance exists between the channel region and the second gate electrode, and the capacitance value of the parasitic capacitance is one parameter that determines a gain during a bootstrap operation in which a gate potential of the driving transistor is changed to follow a source potential of the driving transistor when the write-in transistor is in a non-conductive state.

7. The display device according to claim 6 , wherein the source potential of the driving transistor is changed according to a current flowing through the driving transistor.

8. An electronic appliance comprising: a display device including a plurality of arranged pixels, each of which includes an electro-optical component, a write-in transistor for writing an image signal into the pixel, a maintenance capacity element for maintaining the image signal written by the write-in transistor, and a driving transistor for driving the electro-optical component based on the image signal maintained by the maintenance capacity element,

wherein,

the write-in transistor has a plurality of gates, the driving transistor-side gate from among the plurality of gates has a structure in which a channel region is sandwiched between a first gate electrode and a second gate electrode, and a width of the channel region of the driving transistor-side gate is narrower than a width of the channel region of each of the other gates, and

except for the driving transistor-side gate, the plurality of gates are shielded by a metal wiring layer.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 20, 2015
From: SONY CORPORATION
To: JOLED INC.
Reel/Frame 035742/0900 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2011
From: OMOTO, KEISUKE
To: SONY CORPORATION
Reel/Frame 025958/0151 →