IP Library Granted Patent US 8,472,246
Granted Patent B2
US 8,472,246 · App. 13/053,166 · Granted Jun 25, 2013

Method of programming a multi-bit per cell non-volatile memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,472,246
App. No.
13/053,166
Granted
Jun 25, 2013
Kind
B2
Abstract

A method of programming a multi-bit per cell non-volatile memory is disclosed. In one embodiment, the non-volatile memory is read to obtain a first data of a most-significant-bit (MSB) page on a current word line that succeeds in data reading, wherein the current word line follows a preceding word line on which data reading fails. At least one reference voltage is set. The MSB page on the current word line is secondly programmed with a second data according to the reference voltage, the second data being different from the first data.

Claims (12)

1. A method of programming a multi-bit per cell non-volatile memory, comprising:

reading to obtain a first data of a most-significant-bit (MSB) page on a current word line that succeeds in data reading, wherein the current word line follows at least one preceding word line on which data reading fails;

setting at least one reference voltage; and

secondly programming the MSB page on the current word line with a second data according to the reference voltage, the second data being different from the first data.

2. The method of claim 1 , wherein the non-volatile memory is a flash memory, a phase change memory (PCM) or an electrically erasable programmable read-only memory (EEPROM).

3. The method of claim 1 , wherein the second data is an inverse of the first data.

4. The method of claim 1 , wherein the reference voltage is a pre-verify voltage.

5. The method of claim 1 , after the secondly programming step, further comprising a step of re-reading the preceding word line.

6. The method of claim 5 , before re-reading the preceding word line, further comprising a step of resetting the reference voltage.

7. The method of claim 1 , wherein the reference voltage is reset to a value of the reference voltage prior the setting step.

8. The method of claim 1 , wherein the current word line and the preceding word line are neighboring to each other.

9. The method of claim 5 , wherein the at least one preceding word line comprises a plurality of preceding word lines, and the setting step, the secondly programming step and the re-reading step are performed on each of the preceding word lines and its following adjacent word line, wherein the preceding word lines are successively performed from a last one toward a first one of the preceding word lines.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2019
From: AUSPITEK (SHENZHEN) INC.
To: YEESTOR MICROELECTRONICS CO., LTD
Reel/Frame 048961/0085 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2016
From: SKYMEDI CORPORATION
To: AUSPITEK (SHENZHEN) INC.
Reel/Frame 038211/0263 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 21, 2011
From: HUANG, HAN-LUNG; CHOU, MING-HUNG
To: SKYMEDI CORPORATION
Reel/Frame 025993/0250 →