IP Library Granted Patent US 8,334,823
Granted Patent B2
US 8,334,823 · App. 13/064,576 · Granted Dec 18, 2012

Display device and display driving method therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,334,823
App. No.
13/064,576
Granted
Dec 18, 2012
Kind
B2
Abstract

Disclosed herein is a display device, including: a pixel array in which pixel circuits each having a light emitting element, a driving transistor for applying a current corresponding to a gate-to-source voltage to the light emitting element connected to a source side by applying a drive voltage across a drain and a source, a sampling transistor for inputting a signal line voltage to a gate of the driving transistor by being caused to conduct, and a sustaining capacitor connected between the gate and the source of the driving transistor for sustaining a video signal voltage inputted thereto are disposed in a matrix; a signal selector; a drive control scanner; and a write scanner.

Claims (36)

1. A display device, comprising:

a pixel array in which pixel circuits each having

a light emitting element,

a driving transistor for applying a current corresponding to a gate-to-source voltage to said light emitting element connected to a source side by applying a drive voltage across a drain and a source,

a sampling transistor for inputting a signal line voltage to a gate of said driving transistor by being caused to conduct, and

a sustaining capacitor connected between said gate and said source of said driving transistor for sustaining a video signal voltage inputted thereto are disposed in a matrix;

a signal selector for supplying a reference voltage, an intermediate voltage, and a video signal voltage as the signal line voltage to each of signal lines disposed in said pixel array in columns in a time division manner;

a drive control scanner for giving a power source pulse to each of power source control lines disposed on said pixel array in rows, and applying a drive voltage to said driving transistor of said pixel circuit; and

a write scanner for giving a scanning pulse to each of write control lines disposed on said pixel array in rows to control said sampling transistor of said pixel circuit, thereby causing input of the signal line voltage to said pixel circuit to be carried out, wherein

for control within one emission cycle of said pixel circuit based on the scanning pulse, said write scanner causes said sampling transistor to conduct while the signal line voltage is set as the reference voltage in order to cause correction of a threshold of said driving transistor to be carried out for a non-emission period of time within the one emission cycle,

controls said sampling transistor while the signal line voltage is set as the intermediate voltage in order to cause input of the video signal voltage to said pixel circuit and correction of a mobility of said driving transistor to be carried out after the correction of the threshold, thereby boosting a gate voltage of said driving transistor from the reference voltage up to a level not reaching the intermediate voltage, keeps said sampling transistor in a non-conduction state for a given period of time, and causes said sampling transistor to conduct while the signal line voltage is set as the video signal voltage.

2. The display device according to claim 1 , wherein when the signal line voltage is held as the intermediate voltage, said write scanner outputs a scanning pulse in accordance with which said sampling transistor is caused to conduct, and said sampling transistor is set in a non-conduction state at a timing at which the gate voltage of said driving transistor does not reach the intermediate voltage.

3. The display device according to claim 1 , wherein said write scanner causes the scanning pulse applied to said sampling transistor when the signal line voltage is held as the intermediate voltage to be a pulse having a lower voltage than that of the scanning pulse applied to said sampling transistor when the video signal voltage is inputted.

4. A display device, comprising:

a pixel array in which pixel circuits each having

a light emitting element,

a driving transistor for applying a current to said light emitting element, and

a sampling transistor are disposed in a matrix;

a signal selector for supplying a reference voltage, an intermediate voltage and a video signal voltage as a signal line voltage to each of signal lines disposed on said pixel array in a time division manner; and

a write scanner for controlling said sampling transistor of said pixel circuit, wherein

said write scanner causes said sampling transistor to conduct while the signal line voltage is set as the reference voltage,

causes said sampling transistor to conduct while the signal line voltage is set as the intermediate voltage,

keeps said sampling transistor in a non-conduction state, and

causes said sampling transistor to conduct while the signal line voltage is set as the video signal voltage.

5. A display driving method for a display device including:

a pixel array in which pixel circuits each having a

light emitting element,

a driving transistor for applying a current corresponding to a gate-to-source voltage to said light emitting element connected to a source side by applying a drive voltage across a drain and a source,

a sampling transistor for inputting a signal line voltage to a gate of said driving transistor by being caused to conduct, and

a sustaining capacitor connected between said gate and said source of said driving transistor for sustaining a video signal voltage inputted thereto are disposed in a matrix;

a signal selector for supplying a reference voltage, an intermediate voltage, and a video signal voltage as the signal line voltage to each of signal lines disposed on said pixel array in columns in a time division manner;

a drive control scanner for giving a power source pulse to each of power source control lines disposed on said pixel array in rows, and applying a drive voltage to said driving transistor of said pixel circuit; and

a write scanner for giving a scanning pulse to each of write control lines disposed on said pixel array in rows to control said sampling transistor of said pixel circuit, thereby causing out input of the signal line voltage to said pixel circuit to be carried out,

said display driving method comprising the steps of:

causing said sampling transistor to conduct while the signal line voltage is set as the reference voltage in order to cause correction of a threshold of said driving transistor to be carried out for a non-emission period of time within one emission cycle of said pixel circuit; and

keeping said sampling transistor in a non-conduction state for a given period of time after said sampling transistor is controlled while the signal line voltage is set as the intermediate voltage in order to cause input of the video signal voltage to said pixel circuit, and correction of a mobility of said driving transistor to be carried out after correction of the threshold, thereby boosting a gate voltage of said driving transistor from the reference voltage to a level not reaching the intermediate voltage, and then causing said sampling transistor to conduct while the signal line voltage is set as the video signal voltage in accordance with a scanning pulse outputted from said write scanner.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2015
From: SONY CORPORATION
To: JOLED INC.
Reel/Frame 036106/0355 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2011
From: TOYOMURA, NAOBUMI; UCHINO, KATSUHIDE
To: SONY CORPORATION
Reel/Frame 026139/0690 →