IP Library Granted Patent US 8,775,827
Granted Patent B2
US 8,775,827 · App. 13/073,802 · Granted Jul 8, 2014

Read and write optimization for protected area of memory

Inventors: Joseph P. Zipperer (Seattle, WA); Kim Hansen (Renton, WA)
Assignee: Media IP, LLC
G06F12/1408G06F21/445
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,775,827
App. No.
13/073,802
Granted
Jul 8, 2014
Kind
B2
Abstract

A system (and method) to update content of a secure area of a secure digital (SD) card is disclosed. The system performs a first authenticated key exchange to access the secure area of the secure digital memory. The system reads content from the secure area in response to successful performance of the first authenticated key exchange. The system modifies the content in a memory of a computer system. The system performs a second authenticated key exchange to access the secure area of the secure digital card in preparation to write to the secure area of the secure digital memory. The system then writes modified content to the secure area of the secure digital memory in response to successful performance of the second authenticated key exchange.

Claims (32)

1. A method in an authorized computer application program for optimizing access of content stored in a secure area of a secure digital (SD) memory, without performing a separate authenticated key exchange for each access to the secure area, the method comprising:

performing a first authenticated key exchange to access the secure area of the secure digital memory;

in response to successful performance of the first authenticated key exchange, performing a plurality of read operations of secure content from the secure area of the secure digital memory into a main memory of a computer system for access by the authorized computer application program, without performing additional authenticated key exchange operations for each of the performed plurality of read operations;

also in response to successful performance of the first authenticated key exchange, performing a plurality of read operations of user content from a user area of the secure digital memory;

modifying, while the secure content is in the main memory, the secure content previously read into the main memory of the computer system from the secure area of the secure digital memory;

performing a second authenticated key exchange to access the secure area of the secure digital card in preparation to write to the secure area of the secure digital memory;

in response to successful performance of the second authenticated key exchange, performing a plurality of write operations to write the modified secure content back to the secure area of the secure digital memory without performing additional authenticated key exchange operations for each of the performed plurality of write operations; and

also in response to successful performance of the second authenticated key exchange, performing a plurality of write operations of user content to the user area of the secure digital memory.

2. The method of claim 1 , wherein the secure digital memory is in a secure digital card configuration.

3. The method of claim 1 , wherein the step of performing a plurality of write operations to write the modified secure content back to the secure area of the secure digital memory is suppressed for read-only processing.

4. A non-transitory computer readable storage medium comprising instructions that, when executed, cause at least one processor to:

perform a first authenticated key exchange to access a secure area of a secure digital memory;

in response to successful performance of the first authenticated key exchange, perform a plurality of read operations to read secure content from the secure area of the secure digital memory into a main memory of a computer system, without performing additional authenticated key exchange operations for each of the performed plurality of read operations;

also in response to successful performance of the first authenticated key exchange, performing a plurality of write operations of user content from a user area of the secure digital memory;

modify, while the secure content is in the main memory, the secure content previously read into the main memory of the computer system from the secure area of the secure digital memory;

perform a second authenticated key exchange to access the secure area of the secure digital card in preparation to write to the secure area of the secure digital memory;

in response to successful performance of the second authenticated key exchange, perform a plurality of write operations write the modified secure content back to the secure area of the secure digital memory, without performing additional authenticated key exchange operations for each of the performed plurality of write operations; and

also in response to successful performance of the second authenticated key exchange, performing a plurality of write operations of user content from a user area of the secure digital memory;

5. The computer readable storage medium of claim 4 , wherein the secure digital memory is in a secure digital card configuration.

6. The computer readable storage medium of claim 4 , wherein instructions to perform a plurality of write operations to write the modified secure content back to the secure area further comprise instructions to suppress the write operations for read-only processing.

7. A computing system configured to optimize access of content stored in a secure area of a secure digital (SD) memory, without performing a separate authenticated key exchange for each access to the secure area, the system comprising:

a memory; and

a processor, the processor configured to:

perform a first authenticated key exchange to access the secure area of the secure digital memory;

in response to successful performance of the first authenticated key exchange, perform a plurality of read operations to read secure content from the secure area of the secure digital memory into the memory of a computer system, without performing additional authenticated key exchange operations for each of the performed plurality of read operations;

also in response to successful performance of the first authenticated key exchange, performing a plurality of read operations of user content from a user area of the secure digital memory;

modify, while the secure content is in the memory, the secure content previously read into the memory;

perform a second authenticated key exchange to access the secure area of the secure digital card in preparation to write to the secure area of the secure digital memory;

in response to successful performance of the second authenticated key exchange, perform a plurality of write operations to write the modified secure content from the memory back to the secure area of the secure digital memory without performing additional authenticated key exchange operations for each of the performed plurality of write operations; and

also in response to successful performance of the second authenticated key exchange, perform a plurality of write operations of user content to the user area of the secure digital memory.

8. The computing system of claim 7 , further comprising a secure digital card input configured to receive a secure digital card and wherein the secure digital memory is a secure digital card.

9. The computing system of claim 7 , wherein the processor is further configured to suppress the performing of the write operations to write of the modified secure content from the memory back to the secure area for read-only processing.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2012
From: MOD SYSTEMS INCORPORATED
To: MOD ASSET PRESERVATION LLC
Reel/Frame 028712/0390 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2012
From: MOD ASSET PRESERVATION LLC
To: MEDIA IP, LLC
Reel/Frame 028713/0657 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2011
From: ZIPPERER, JOSEPH P.; HANSEN, KIM
To: MOD SYSTEMS INCORPORATED
Reel/Frame 026034/0584 →
Continuity (1)
Related Publication 20120254629A1 · Oct 4, 2012