IP Library Granted Patent US 9,146,349
Granted Patent B2
US 9,146,349 · App. 13/077,086 · Granted Sep 29, 2015

Monolithic integration of dielectric waveguides and germanium-based devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,146,349
App. No.
13/077,086
Granted
Sep 29, 2015
Kind
B2
Abstract

Various exemplary embodiments relate to an integrated optical device including: a semiconductor waveguide on a substrate; a dielectric waveguide on a substrate optically coupled to the semiconductor waveguide; and a germanium device on the semiconductor waveguide optically coupled to the semiconductor waveguide.

Claims (32)

1. An integrated optical device comprising:

a semiconductor waveguide on a substrate;

a planarization layer on the substrate;

a dielectric waveguide on the substrate optically coupled to the semiconductor waveguide, wherein the dielectric waveguide overlaps the planarization layer and a portion of the semiconductor waveguide; and

a germanium device on the semiconductor waveguide optically coupled to the semiconductor waveguide.

2. The integrated optical device of claim 1 , wherein the semiconductor waveguide is single crystal silicon.

3. The integrated optical device of claim 1 , wherein the planarization layer has a thickness approximately the same as a thickness of the semiconductor waveguide.

4. The integrated optical device of claim 3 , further comprising:

a spacing layer between the dielectric waveguide and the planarization layer and between the dielectric waveguide and the semiconductor waveguide.

5. The integrated optical device of claim 4 , wherein the spacing layer is part of the planarization layer.

6. The integrated optical device of claim 1 , further comprising:

a buried insulating layer on the substrate, wherein the substrate is silicon.

7. The integrated optical device of claim 6 , wherein the silicon substrate, the buried insulating layer, and the semiconductor waveguide comprise a silicon-on-insulator (SOT) wafer.

8. The integrated optical device of claim 1 , wherein the germanium device is a photodetector.

9. The integrated optical device of claim 1 , wherein the germanium device is a modulator.

10. The integrated optical device of claim 1 , wherein the germanium device is a switch.

11. The integrated optical device of claim 1 , wherein the dielectric waveguide is coupled to a passive photonic circuit.

12. The integrated optical device of claim 1 , wherein the dielectric waveguide is one of silica, SiON, Si 3 N 4 , and benzocyclobutene.

13. A method of forming an integrated optical device comprising:

patterning a silicon layer on a silicon-on-insulator (SOI) wafer;

forming a planarization layer on the SOI wafer after patterning the silicon layer;

forming a dielectric waveguide on a substrate optically coupled to the silicon layer, wherein the dielectric waveguide overlaps the planarization layer and a portion of the silicon layer; and

forming a germanium device on the silicon layer optically coupled to the silicon layer.

14. The method of claim 13 , wherein the silicon layer is single crystal silicon.

15. The method of claim 13 , wherein the planarization layer has a thickness approximately the same as a thickness of the silicon layer.

16. The method of claim 15 , further comprising:

forming a spacing layer on the planarization layer and the semiconductor waveguide before forming the dielectric waveguide.

17. The method of claim 13 , wherein the germanium device is a photodetector.

18. The method of claim 13 , wherein the germanium device is a modulator.

19. The method of claim 13 , wherein the germanium device is a switch.

20. The method of claim 13 , wherein the dielectric waveguide is coupled to a passive photonic circuit.

21. The method of claim 13 , wherein dielectric waveguide is one of silica, SiON, Si 3 N 4 , and benzocyclobutene.

Assignments (12)
PATENT SECURITY AGREEMENT Recorded Apr 22, 2023
From: RPX CORPORATION
To: BARINGS FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 063429/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2021
From: PROVENANCE ASSET GROUP LLC
To: RPX CORPORATION
Reel/Frame 059352/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 30, 2021
From: NOKIA US HOLDINGS INC.
To: PROVENANCE ASSET GROUP HOLDINGS LLC; PROVENANCE ASSET GROUP LLC
Reel/Frame 058363/0723 →
RELEASE OF SECURITY INTEREST Recorded Nov 30, 2021
From: CORTLAND CAPITAL MARKETS SERVICES LLC
To: PROVENANCE ASSET GROUP HOLDINGS LLC; PROVENANCE ASSET GROUP LLC
Reel/Frame 058983/0104 →
ASSIGNMENT AND ASSUMPTION AGREEMENT Recorded Feb 14, 2019
From: NOKIA USA INC.
To: NOKIA US HOLDINGS INC.
Reel/Frame 048370/0682 →
SECURITY INTEREST Recorded Sep 13, 2017
From: PROVENANCE ASSET GROUP HOLDINGS, LLC; PROVENANCE ASSET GROUP LLC
To: NOKIA USA INC.
Reel/Frame 043879/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2017
From: NOKIA TECHNOLOGIES OY; NOKIA SOLUTIONS AND NETWORKS BV; ALCATEL LUCENT SAS
To: PROVENANCE ASSET GROUP LLC
Reel/Frame 043877/0001 →
SECURITY INTEREST Recorded Sep 13, 2017
From: PROVENANCE ASSET GROUP HOLDINGS, LLC; PROVENANCE ASSET GROUP, LLC
To: CORTLAND CAPITAL MARKET SERVICES, LLC
Reel/Frame 043967/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 30, 2014
From: CREDIT SUISSE AG
To: ALCATEL LUCENT
Reel/Frame 033868/0555 →
SECURITY AGREEMENT Recorded Jan 30, 2013
From: ALCATEL LUCENT
To: CREDIT SUISSE AG
Reel/Frame 029821/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 1, 2012
From: ALCATEL-LUCENT USA INC.
To: ALCATEL LUCENT
Reel/Frame 028132/0351 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2011
From: CHEN, LONG; DOERR, CHRISTOPHER; CHEN, YOUNG-KAI
To: ALCATEL-LUCENT USA, INC.
Reel/Frame 026056/0001 →