IP Library Granted Patent US 8,450,760
Granted Patent B2
US 8,450,760 · App. 13/078,036 · Granted May 28, 2013

Semiconductor light emitting device with integrated electronic components

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,450,760
App. No.
13/078,036
Granted
May 28, 2013
Kind
B2
Abstract

One or more circuit elements such as silicon diodes, resistors, capacitors, and inductors are disposed between the semiconductor structure of a semiconductor light emitting device and the connection layers used to connect the device to an external structure. In some embodiments, the n-contacts to the semiconductor structure are distributed across multiple vias, which are isolated from the p-contacts by one or more dielectric layers. The circuit elements are formed in the contacts-dielectric layers-connection layers stack.

Claims (14)

1. A device comprising plural vertically stacked stacks, the device comprising:

a first stack including a semiconductor structure comprising a light emitting region, an n-type region, and a p-type region, the light emitting region disposed between the n-type region and the p-type region, the semiconductor structure including a p-n junction, the light emitting region, the n-type region, and the p-type region structured as a flip chip having a first side including the light emitting region and the p-type and n-type regions, the first side defining a bottom side of the semiconductor structure;

a second stack including a circuit element comprising a diode comprising a p-type silicon layer and an n-type silicon layer, the diode having a junction substantially parallel to the p-n junction, the second stack including the circuit element stacked on the bottom side of the semiconductor structure;

a first reflective and opaque metal contact layer in direct contact with the n-type region and a second reflective metal contact layer in direct contact with the p-type region, wherein the first reflective metal contact layer and the second reflective metal contact layer are both stacked on the bottom side of the semiconductor structure, the first and second reflective metal contact layers together cover the bottom side of the semiconductor structure, and the first reflective metal contact layer and the second reflective metal contact layer are stacked between, and separate the circuit element from the semiconductor structure, the first and second reflective metal contacts directing light out a side of the semiconductor structure different from the first side;

a first metal connection layer stacked on the bottom side of the first stack and directly contacting the first reflective metal contact layer; and

a second metal connection layer stacked on the bottom side of the first stack and directly contacting the second reflective metal contact layer, and

wherein the second stack is stacked between the second metal connection layer and the first reflective metal contact layer.

2. The device of claim 1 wherein the diode junction comprises a p-n junction.

3. The device of claim 1 wherein the circuit element comprises a p-type silicon layer electrically connected to the first reflective metal contact layer and comprises an n-type silicon layer electrically connected to the second metal connection layer.

4. The device of claim 3 wherein the circuit element further comprises an i-type silicon layer disposed between the p-type silicon layer and the n-type silicon layer.

5. The device of claim 1 wherein the diode junction is connected in an antiparallel configuration to the p-n junction.

6. The device of claim 1 wherein the circuit element is a first circuit element, the device further comprising a second circuit element disposed between the semiconductor structure and at least one of the first metal connection layer and the second metal connection layer, wherein the second circuit element comprises at least one metal layer isolated from another portion of the device by a dielectric layer.

7. The device of claim 1 further comprising a cover disposed over the light emitting region.

8. The device of claim 1 wherein the light emitting region comprises a III-nitride light emitting layer.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2025
From: LUMILEDS LLC
To: LUMILEDS SINGAPORE PTE. LTD.
Reel/Frame 071888/0086 →
RELEASE OF SECURITY INTEREST Recorded Jan 29, 2025
From: SOUND POINT AGENCY LLC
To: LUMILEDS LLC; LUMILEDS HOLDING B.V.
Reel/Frame 070046/0001 →
SECURITY INTEREST Recorded Jan 5, 2023
From: LUMILEDS LLC; LUMILEDS HOLDING B.V.
To: SOUND POINT AGENCY LLC
Reel/Frame 062299/0338 →
CHANGE OF NAME Recorded Jan 23, 2018
From: PHILIPS LUMILEDS LIGHTING COMPANY, LLC
To: LUMILEDS LLC
Reel/Frame 045759/0612 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2017
From: BHAT, JEROME C.; BOLES, STEVEN T.
To: PHILIPS LUMILEDS LIGHTING COMPANY, LLC
Reel/Frame 044455/0551 →
SECURITY INTEREST Recorded Jul 7, 2017
From: LUMILEDS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 043108/0001 →