IP Library Granted Patent US 8,780,175
Granted Patent B2
US 8,780,175 · App. 13/081,969 · Granted Jul 15, 2014

Picture signal processor, picture display and picture display system

Inventors: Shinichiro Miyazaki (Kanagawa, JP); Kyoichiro Oda (Tokyo, JP); Minoru Urushihara (Tokyo, JP); Makoto Kondo (Kanagawa, JP); Yoichi Matsumura (Kanagawa, JP); Hideki Watanabe (Saitama, JP)
Assignee: Sony Corporation
H04N7/014H04N7/0132H04N13/0497H04N13/0438
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,780,175
App. No.
13/081,969
Granted
Jul 15, 2014
Kind
B2
Abstract

A picture signal processor includes: a frame-rate conversion section performing a frame-rate-increasing conversion, which brings an over-double frame rate, on each of a plurality of time-series picture streams each including a plurality of unit pictures, and providing frame-rate-converted picture streams to a display section which displays pictures through performing time-divisional switching of picture streams from one to another in order; and a shutter control section controlling a shutter eyeglass device to perform an open/close operation in synchronization with a display switching timing between the frame-rate-converted picture streams in the display section.

Claims (36)

1. A picture signal processor, comprising:

circuitry configured to:

perform a frame-rate-increasing conversion, which brings an over-double frame rate, on each of a plurality of time-series picture streams including right-eye picture streams and left-eye picture streams having a parallax therebetween, each of the right-eye picture streams and the left-eye picture streams including a plurality of unit pictures, through generating interpolation frames by frame interpolation of the plurality of unit pictures using a motion vector, by

performing a first motion vector detection process by block matching using a first luminance signal in a present frame of the plurality of unit pictures, a second luminance signal in a previous frame of the plurality of unit pictures, and a third luminance signal in a following frame of the plurality of unit pictures, wherein the motion vector of each of the present frame, previous frame, and following frame is stored in a non-transitory computer readable storage medium,

performing a second motion vector detection process on a next frame of the plurality of unit pictures using as a reference the motion vector of each of the present frame, previous frame, and following frame that is stored in the non-transitory computer readable storage medium, and

outputting, from the non-transitory computer readable storage medium, at the over-double frame rate, the interpolation frames and the motion vector;

provide frame-rate-converted picture streams to a display, the display being configured to display pictures through performing time-divisional switching of picture streams, including the right-eye picture streams and the left-eye picture streams, from one to another in order; and

control a shutter eyeglass device to perform an open/close operation in synchronization with a display switching timing between the frame-rate-converted picture streams of the right-eye picture streams and the left-eye picture streams in the display.

2. The picture signal processor according to claim 1 , wherein the circuitry is configured to perform the frame-rate-increasing conversion to increase the frame rate of each of the picture streams by 2.5 times.

3. The picture signal processor according to claim 1 , wherein the circuitry is configured to perform the frame-rate-increasing conversion so as to increase the frame rate of each of the picture streams by 4 times.

4. The picture signal processor according to claim 1 , wherein the circuitry is configured to perform output control to allow unit pictures in each of the frame-rate-converted picture streams to be outputted a plurality of consecutive times for each, while allowing the frame-rate-converted picture streams to be time-divisionally switched from one to another in order.

5. The picture signal processor according to claim 1 , wherein the circuitry is configured to control the shutter eyeglass device based on a control signal corresponding to the over-double frame rate of the frame-rate-converted picture streams.

6. The picture signal processor according to claim 1 , wherein the circuitry is configured to perform the frame interpolation through inserting the generated interpolation frames between adjacent frames of original pictures at unequal intervals.

7. The picture signal processor according to claim 1 , wherein the circuitry is configured to perform the frame interpolation though inserting the generated interpolation frames between adjacent frames of original unit pictures at equal intervals.

8. The picture signal processor according to claim 1 , wherein the plurality of picture streams includes a left-eye picture stream and a right-eye picture stream having a parallax therebetween.

9. A picture display, comprising:

circuitry configured to:

perform a frame-rate-increasing conversion, which brings an over-double frame rate, on each of a plurality of time-series picture streams including right-eye picture streams and left-eye picture streams having a parallax therebetween, each of the right-eye picture streams and the left-eye picture streams including a plurality of unit pictures, through generating interpolation frames by frame interpolation of the plurality of unit pictures using a motion vector, by

performing a first motion vector detection process by block matching using a first luminance signal in a present frame of the plurality of unit pictures, a second luminance signal in a previous frame of the plurality of unit pictures, and a third luminance signal in a following frame of the plurality of unit pictures, wherein the motion vector of each of the present frame, previous frame, and following frame is stored in a non-transitory computer readable storage medium,

performing a second motion vector detection process on a next frame of the plurality of unit pictures using as a reference the motion vector of each of the present frame, previous frame, and following frame that is stored in the non-transitory computer readable storage medium, and

outputting, from the non-transitory computer readable storage medium, at the over-double frame rate, the interpolation frames and the motion vector;

display pictures with use of the plurality of unit pictures in frame-rate-converted picture streams through performing time-divisional switching of picture streams, including the right-eye picture streams and the left-eye picture streams, from one to another in order; and

control a shutter eyeglass device to perform an open/close operation in synchronization with a display switching timing between the frame-rate-converted picture streams of the right-eye picture streams and the left-eye picture streams.

10. The picture display according to claim 9 , wherein the picture display is a liquid crystal display panel including liquid crystal elements.

11. A picture display system, comprising:

a picture display, configured to display pictures through performing time-divisional switching of a plurality of time-series picture streams from one to another in order, the plurality of time-series picture streams including right-eye picture streams and left-eye picture streams having a parallax therebetween, each of the right-eye picture streams and the left-eye picture streams including a plurality of unit pictures; and

a shutter eyeglass device, configured to perform an open/close operation in synchronization with a display switching timing between picture streams of the right-eye picture streams and the left-eye picture streams in the picture display,

wherein the picture display system includes circuitry configured to:

perform a frame-rate-increasing conversion, which brings an over-double frame rate, on each of the plurality of time-series picture streams, through generating interpolation frames by frame interpolation of the plurality of unit pictures using a motion vector, by

performing a first motion vector detection process by block matching using a first luminance signal in a present frame of the plurality of unit pictures, a second luminance signal in a previous frame of the plurality of unit pictures, and a third luminance signal in a following frame of the plurality of unit pictures, wherein the motion vector of each of the present frame, previous frame, and following frame is stored in a non-transitory computer readable storage medium,

performing a second motion vector detection process on a next frame of the plurality of unit pictures using as a reference the motion vector of each of the present frame, previous frame, and following frame that is stored in the non-transitory computer readable storage medium, and

outputting, from the non-transitory computer readable storage medium, at the over-double frame rate, the interpolation frames and the motion vector,

display pictures with use of the plurality of unit pictures in frame-rate-converted picture streams of the right-eye picture streams and the left-eye picture streams, and

control the shutter eyeglass device to perform the open/close operation.

12. The picture display according to claim 9 , wherein the circuitry is configured to control the shutter eyeglass device based on a control signal corresponding to the over-double frame rate of the frame-rate-converted picture streams.

13. The picture display system according to claim 11 , wherein the circuitry is configured to control the shutter eyeglass device based on a control signal corresponding to the over-double frame rate of the frame-rate-converted picture streams.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2017
From: SONY CORPORATION
To: SATURN LICENSING LLC
Reel/Frame 043177/0794 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2011
From: MIYAZAKI, SHINICHIRO; ODA, KYOICHIRO; URUSHIHARA, MINORU; KONDO, MAKOTO; MATSUMURA, YOICHI; WATANABE, HIDEKI
To: SONY CORPORATION
Reel/Frame 026092/0625 →
Priority Claims (1)
JP 2010-114653 · May 18, 2010 · national
Continuity (1)
Related Publication 20110285816A1 · Nov 24, 2011