IP Library Granted Patent US 8,385,450
Granted Patent B2
US 8,385,450 · App. 13/106,616 · Granted Feb 26, 2013

Metrics calculations utilizing pre-stored values

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,385,450
App. No.
13/106,616
Granted
Feb 26, 2013
Kind
B2
Abstract

A trellis processing technique for estimating a transmitted signal from a received signal acquired through a channel achieves a reduced computational structure when implementing a DDFSE-like branch metrics calculation by pre-storing computed values, which can be re-used. The technique involves storing differences between a received symbol and different products, each of which is a product of a channel coefficient corresponding to a least time delay and a different possible transmitted symbol. A summation of products is calculated, each product being a product of a possible transmitted signal symbol and a channel coefficient other than the channel coefficient corresponding to the least time delay, the summation being specific to a branch-start state in a trellis. The summation is combined with different stored differences in a calculation of branch metrics leading to different branch-end states in the trellis.

Claims (15)

1. A trellis processing apparatus for calculating and storing branch metrics in a reduced state trellis, comprising:

a processor configured to:

calculate, for each trellis state, a sum of products of signal symbol values and channel coefficient values, the channel coefficient values corresponding to delays larger than the maximum value represented by the trellis state, and

initialize the branch metrics leading out of each trellis state with the calculated sum of products; and

a memory configured to store the products.

2. The apparatus according to claim 1 , wherein the processor is configured to compute candidate metrics for states in the trellis from the branch metrics calculated by the processor.

3. A trellis processing method for calculating branch metrics in a reduced state trellis, the method comprising:

calculating, for each trellis state, a sum of products of signal symbol values and channel coefficient values, the channel coefficient values corresponding to delays larger than the maximum value represented by the trellis state;

initializing the branch metrics leading out of each trellis state with the calculated sum; and

storing the products in a memory.

4. The method according to claim 3 , further comprising computing candidate metrics for states in the trellis from the branch metrics that have been calculated.

5. A non-transitory computer readable medium encoded with software comprising processor-executable instructions that, when executed by a data processing apparatus, cause the data processing apparatus to perform the functions of:

calculating, for each trellis state, a sum of products of signal symbol values and channel coefficient values, the channel coefficient values corresponding to delays larger than the maximum value represented by the trellis state:

initializing the branch metrics leading out of each trellis state with the calculated sum; and

storing the products in a memory.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 1, 2021
From: MEDIATEK INC.
To: XUESHAN TECHNOLOGIES INC.
Reel/Frame 055443/0818 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 13, 2020
From: MSTAR SOFTWARE R&D (SHENZHEN) LTD.
To: MEDIATEK INC.
Reel/Frame 054711/0715 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2020
From: MSTAR FRANCE SAS
To: MEDIATEK INC.
Reel/Frame 054592/0876 →
MERGER Recorded Dec 9, 2020
From: MSTAR SEMICONDUCTOR, INC. (CAYMAN ISLANDS)
To: MEDIATEK INC.
Reel/Frame 054595/0227 →
MERGER Recorded Dec 9, 2020
From: MSTAR SEMICONDUCTOR, INC.
To: MEDIATEK INC.
Reel/Frame 054595/0404 →