IP Library Granted Patent US 8,130,819
Granted Patent B2
US 8,130,819 · App. 13/157,223 · Granted Mar 6, 2012

Encoding uplink acknowledgments to downlink transmissions

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,130,819
App. No.
13/157,223
Granted
Mar 6, 2012
Kind
B2
Abstract

A portable device, such as a mobile terminal or user equipment, for encoding uplink acknowledgments to downlink transmissions. The portable device includes a receiver configured to receive a plurality of data blocks, such that each of the data blocks include an associated cyclic redundancy check (CRC), and a processor configured to determine received status for each of the data blocks by checking the CRC of each of the data blocks. The portable device further includes a transmitter for transmitting a response sequence which indicates the received status of all of the data blocks.

Claims (25)

1. A method for transmitting acknowledgments in response to data transmissions, the method comprising:

receiving, in a receiving entity, a plurality of data blocks from a transmitting entity;

generating a plurality of acknowledgment bits, wherein each of the plurality of acknowledgment bits is generated for each corresponding one of the plurality of data blocks based on whether each of the plurality of data blocks is successfully decoded;

generating an acknowledgment signal by performing a logical AND operation of all of the plurality of acknowledgment bits; and

transmitting the acknowledgment signal to the transmitting entity.

2. The method according to claim 1 , further comprising repeating transmitting the acknowledgment signal to the transmitting entity for a predetermined K number of times.

3. The method according to claim 1 ,

wherein each of the plurality of data blocks is attached with a Cyclic Redundancy Check (CRC),

wherein a determination whether each of the plurality of data blocks is successfully decoded is performed by checking the CRC of each of the plurality of data blocks.

4. The method according to claim 1 , further comprising modulating the acknowledgment signal using a Binary Phase Shift Keying (BPSK) or a Quadrature Phase Shift Keying (QPSK) scheme.

5. The method according to claim 1 , wherein the plurality of data blocks are received either sequentially or the plurality of data blocks are received in parallel.

6. The method according to claim 1 , wherein a number of the plurality of data blocks is greater than 1.

7. A device for transmitting an acknowledgment in response to data transmissions, the device comprising:

a receiving module configured to receive a plurality of data blocks from a transmitting entity;

a processor configured to:

generate a plurality of acknowledgment bits, wherein each of the plurality of acknowledgment bits is generated for each of the plurality data blocks based on whether each of the plurality of data blocks is successfully decoded; and

generate an acknowledgment signal by performing a logical AND operation of all of the plurality of acknowledgment bits; and

a transmitting module configured to transmit the acknowledgment signal to the transmitting entity.

8. The device according to claim 7 , wherein the transmitting module is further configured to repeat the transmission of the acknowledgment signal for a predetermined K number of times.

9. The device according to claim 7 ,

wherein each of the plurality of data blocks is attached with a Cyclic Redundancy Check (CRC), and

wherein a determination whether each of the plurality of data blocks is successfully decoded is performed by checking the CRC of each of the plurality of data blocks.

10. The device according to claim 7 , wherein the processor is further configured to modulate the acknowledgment signal using Binary Phase Shift Keying (BPSK) or Quadrature Phase Shift Keying (QPSK) scheme.

11. The device according to claim 7 , wherein the plurality of data blocks are received either sequentially or the plurality of data blocks are received in parallel.

12. The device according to claim 7 , wherein a number of the plurality of data blocks is greater than 1.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2020
From: LG ELECTRONICS INC.
To: 3G LICENSING S.A.
Reel/Frame 052192/0667 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2011
From: KIM, BONG HOE; YUN, YOUNG WOO; KIM, KI JUN; KIM, EUN SUN; AHN, JOON KUI; YOON, SUK HYON; SEO, DONG YOUN; KIM, HAK SEONG; LEE, JUNG HOON; JUNG, IN JAE
To: LG ELECTRONICS INC.
Reel/Frame 026420/0244 →