IP Library Granted Patent US 8,643,146
Granted Patent B2
US 8,643,146 · App. 13/158,585 · Granted Feb 4, 2014

Semiconductor device

Inventor: Hitoshi Uemura (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,643,146
App. No.
13/158,585
Granted
Feb 4, 2014
Kind
B2
Abstract

A carrier is prevented from being stored in a guard ring region in a semiconductor device. The semiconductor device has an IGBT cell including a base region and an emitter region formed in an n− type drift layer, and a p type collector layer arranged under the drift layer with a buffer layer interposed therebetween. A guard ring region having a guard ring is arranged around the IGBT cell. A lower surface of the guard ring region has a mesa structure provided by removing the collector layer.

Claims (13)

1. A semiconductor device comprising:

a first semiconductor layer having a first conductivity type;

a second semiconductor layer arranged under said first semiconductor layer and having a second conductivity type;

an IGBT cell having a base region and an emitter region formed in said first semiconductor layer, and a collector layer provided as said second semiconductor layer; and

a guard ring region provided around a cell region having said IGBT cell, and having a guard ring formed in said first semiconductor layer, wherein

said first semiconductor layer comprises:

a drift layer; and

a buffer layer having an impurity concentration higher than that of said drift layer, and interposed between said drift layer and said second semiconductor layer, and

an impurity layer having said second conductivity type is formed on a bottom part of said drift layer in said guard ring region.

2. The semiconductor device according to claim 1 , wherein

a thickness of said impurity layer increases toward an outer periphery of a chip.

3. The semiconductor device according to claim 1 , wherein

said impurity layer is divided into at least two parts.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2011
From: UEMURA, HITOSHI
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 026432/0986 →
Priority Claims (1)
JP 2010-211874 · Sep 22, 2010 · national
Continuity (1)
Related Publication 20120068310A1 · Mar 22, 2012