IP Library Granted Patent US 9,503,741
Granted Patent B2
US 9,503,741 · App. 13/162,265 · Granted Nov 22, 2016

Video decoder with multi-format vector processor and methods for use therewith

Inventors: Kai Yang (Richmond Hill, CA); Dong Liu (Markham, CA); Edward Hong (North York, CA); Hongri (Grace) Wang (Richmond Hill, CA)
Assignee: ViXS Systems, Inc.
H04N19/40H04N19/12H04N19/42H04N19/44H04N19/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,503,741
App. No.
13/162,265
Granted
Nov 22, 2016
Kind
B2
Abstract

A multi-format video decoder includes an entropy decoding device that generates entropy decoded (EDC) data from an encoded video signal. A multi-format video decoding device includes a memory module that stores a plurality of operational instructions including at least one matrix multiply instruction that includes matrix input configuration data. A plurality of vector processor units generate a decoded video signal from the EDC data, wherein at least one of the plurality of vector processors include a matrix multiplier that generates output data based on a multiplication of first input data and second input data in accordance with the matrix input configuration data, wherein the matrix input configuration data indicates the dimensionality of the first input data and the second input data.

Claims (22)

1. A video decoder comprising:

an entropy decoding device that generates entropy decoded (EDC) data from an encoded video signal;

a video decoding device, coupled to the entropy decoding device, that includes:

a memory module that stores a plurality of operational instructions including at least one matrix multiply instruction that includes matrix input configuration data; and

a plurality of vector processor units, coupled to the memory module, for generating a decoded video signal from the EDC data based on a parallel processing of vector operations, wherein at least one of the plurality of vector processor units includes:

a matrix multiplier that generates output data based on a multiplication of first input data and second input data in accordance with the matrix input configuration data, wherein the matrix input configuration data indicates a dimensionality of the first input data and the second input data.

2. The video decoder of claim 1 wherein the first input data is formatted as a 1×8 matrix when the matrix input configuration data has a first value.

3. The video decoder of claim 2 wherein the first input data is formatted as an 8×8 matrix when the matrix input configuration data has a second value.

4. The video decoder of claim 1 wherein the second input data is formatted as a 1×8 matrix when the matrix input configuration data has a first value.

5. The video decoder of claim 4 wherein the second input data is formatted as an 8×8 matrix when the matrix input configuration data has a second value.

6. The video decoder of claim 1 wherein the first input data is formatted as a 4×4 matrix second input data is formatted as a 4×4 matrix when the matrix input configuration data has a first value.

7. The video decoder of claim 1 wherein the encoded video signal is encoded in accordance with a VP8 coding standard.

8. A method comprising:

generating entropy decoded (EDC) data from an encoded video signal; and

generating a decoded video signal from the EDC data, via a plurality of vector processor units that each operated based on a parallel processing of vector operations and in response to a plurality of operational instructions including at least one matrix multiply instruction that includes matrix input configuration data, wherein at least one of the plurality of vector processor units operates by:

generating output data based on a multiplication of first input data and second input data in accordance with the matrix input configuration data, wherein the matrix input configuration data indicates a dimensionality of the first input data and the second input data.

9. The method of claim 8 wherein the first input data is formatted as a 1×8 matrix when the matrix input configuration data has a first value.

10. The method of claim 9 wherein the first input data is formatted as an 8×8 matrix when the matrix input configuration data has a second value.

11. The method of claim 8 wherein the second input data is formatted as a 1×8 matrix when the matrix input configuration data has a first value.

12. The method of claim 11 wherein the second input data is formatted as an 8×8 matrix when the matrix input configuration data has a second value.

13. The method of claim 8 wherein the first input data is formatted as a 4×4 matrix second input data is formatted as a 4×4 matrix when the matrix input configuration data has a first value.

14. The method of claim 8 wherein the encoded video signal is encoded in accordance with a VP8 coding standard.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2011
From: YANG, KAI; LIU, DONG; HONG, EDWARD; WANG, HONGRI (GRACE)
To: VIXS SYSTEMS, INC., A CORPORATION
Reel/Frame 026920/0536 →
Continuity (2)
Provisional Application 61494614 · Jun 8, 2011
Related Publication 20120314774A1 · Dec 13, 2012