IP Library Granted Patent US 8,555,032
Granted Patent B2
US 8,555,032 · App. 13/169,656 · Granted Oct 8, 2013

Microcontroller programmable system on a chip with programmable interconnect

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,555,032
App. No.
13/169,656
Granted
Oct 8, 2013
Kind
B2
Abstract

Embodiments of the present invention are directed to a microcontroller device having a microprocessor, programmable memory components, and programmable analog and digital blocks. The programmable analog and digital blocks are configurable based on programming information stored in the memory components. Programmable interconnect logic, also programmable from the memory components, is used to couple the programmable analog and digital blocks as needed. The advanced microcontroller design also includes programmable input/output blocks for coupling selected signals to external pins. The memory components also include user programs that the embedded microprocessor executes. These programs may include instructions for programming the digital and analog blocks “on-the-fly,” e.g., dynamically. In one implementation, there are a plurality of programmable digital blocks and a plurality of programmable analog blocks.

Claims (33)

1. A microcontroller circuit comprising:

a bus;

a microprocessor coupled to the bus;

a memory coupled with the bus, wherein the memory comprises a non-volatile memory;

a plurality of functional units coupled with the bus, wherein the plurality of functional units comprises:

an analog functional block dynamically configurable and programmable to perform one or more of a plurality of analog functions according to a configuration state stored in the non-volatile memory, and

a dynamically configurable and programmable digital functional block; and

a programmable interconnect, wherein the interconnect is dynamically configurable to connect the analog functional block with the digital functional block.

2. The microcontroller circuit of claim 1 , wherein the configuration state stored in the non-volatile memory identifies the one or more analog functions.

3. The microcontroller circuit of claim 1 , wherein the analog functional block comprises at least one multifunction circuit configured to perform at least one fixed function in addition to the one or more of the plurality of analog functions.

4. The microcontroller circuit of claim 1 , wherein said digital functional block is configurable to perform one of a plurality of predetermined digital functions.

5. The microcontroller circuit of claim 1 , wherein the programmable interconnect is configured to transmit analog data and digital data between the analog function block and the digital functional block.

6. The microcontroller circuit of claim 1 , wherein the memory comprises an erasable memory.

7. The microcontroller circuit of claim 1 , wherein said memory further comprises a random access memory.

8. The microcontroller circuit of claim 1 , wherein the plurality of functional units further comprises a programmable input/output block coupled with the programmable interconnect.

9. The microcontroller circuit of claim 1 , wherein at least one of the plurality of functional units is dynamically programmable according to a user input.

10. The microcontroller circuit of claim 1 , wherein the microcontroller circuit is manufactured on a single integrated circuit semiconductor chip.

11. A microcontroller circuit comprising:

a bus;

a processor coupled with the bus;

a plurality of analog functional blocks coupled with the processor;

a dynamically configurable and programmable digital functional block;

a programmable interconnect coupled with the plurality of analog functional blocks, wherein the programmable interconnect is dynamically configurable to connect any of the plurality of analog blocks with the digital functional block; and

a non-volatile memory coupled with the plurality of analog functional blocks, wherein the non-volatile memory is configured to store a configuration state for each of the plurality of analog functional blocks, wherein at least one of the analog function blocks is configured to perform an analog function identified by the configuration state, and wherein the programmable interconnect is configured to connect the plurality of analog functional blocks based on the configuration state.

12. The microcontroller circuit of claim 11 , wherein the analog functional block comprises at least one multifunction circuit configured to perform at least one fixed function in addition to the one or more of the plurality of analog functions.

13. The microcontroller circuit of claim 11 , wherein the plurality of analog functional blocks comprises at least one continuous time analog circuit.

14. The microcontroller circuit of claim 11 , wherein said digital functional block is configurable to perform one of a plurality of predetermined digital functions.

15. The microcontroller circuit of claim 11 , wherein the digital functional block is configured to perform a digital function identified by the configuration state.

16. The microcontroller circuit of claim 11 , wherein the programmable interconnect is configured to transmit analog data and digital data between the analog function block and the digital functional block.

17. The microcontroller circuit of claim 11 , wherein the non-volatile memory is an erasable memory.

18. The microcontroller circuit of claim 11 , further comprising a programmable input/output block coupled with the programmable interconnect.

19. The microcontroller circuit of claim 11 , wherein at least one of the plurality of functional units is dynamically programmable according to a user input.

20. The microcontroller circuit of claim 11 , wherein the microcontroller circuit is manufactured on a single integrated circuit semiconductor chip.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
RELEASE OF SECURITY INTEREST Recorded Dec 19, 2019
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 051334/0722 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 16, 2019
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 051293/0756 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2012
From: SNYDER, WARREN
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 027618/0764 →