IP Library Granted Patent US 8,552,765
Granted Patent B2
US 8,552,765 · App. 13/174,078 · Granted Oct 8, 2013

Adaptive multi-stage slack borrowing for high performance error resilient computing

Inventors: Chittoor Parthasarathy (Noida, IN); Nitin Chawla (Noida, IN); Kallol Chatterjee (Kolkata, IN); Pascal Urard (Theys, FR)
Assignees: STMicroelectronics International N.V.; STMicroelectronics SA
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,552,765
App. No.
13/174,078
Granted
Oct 8, 2013
Kind
B2
Abstract

Adaptive scaling digital techniques attempt to place the system close to the timing failure so as to maximize energy efficiency. Rapid recovery from potential failures is usually by slowing the system clock and/or providing razor solutions (instruction replay.) These techniques compromise the throughput. We present a technique to provide local in-situ fault resilience based on dynamic slack borrowing. This technique is non-intrusive (needs no architecture modification) and has minimal impact on throughput.

Claims (36)

1. An apparatus comprising:

first circuitry configured to receive input data and to output data dependent on the input data, responsive to a clock edge;

a transition detector configured to detect a transition in the input data within a time window; and

control circuitry configured to cause the first circuitry to output data dependent on the input data in response to a detected transition within the time window, the control circuitry including first and second multiplexors,

wherein the first circuitry comprises a flip-flop, wherein the control circuitry is configured to one of set or reset the flip-flop in response to a value of the input data, and wherein the control circuit is configured to at least one of:

input the input data to a set input of the flip-flop in response to the detected transition; and

input a compliment of the input data to a reset input of the flip-flop in response to the detected transition.

2. The apparatus of claim 1 wherein the time window comprises part of a clock period including a clock edge.

3. The apparatus of claim 1 wherein the first multiplexor comprises:

a first input configured to receive the input data;

a first output coupled to the set input; and

a select input configured to receive an indication of the detected transition.

4. The apparatus of claim 3 wherein the first multiplexor further comprises a second input configured to receive a global set signal.

5. The apparatus of claim 1 wherein the second multiplexor comprises:

a first input configured to receive the input data;

a first output coupled to the reset input; and

a select input configured to receive an indication of the detected transition.

6. The apparatus of claim 5 wherein the second multiplexor further comprises a second input configured to receive a global reset signal.

7. The apparatus of claim 1 wherein the transition detector is configured to provide information in response to a detected transition.

8. A system comprising:

at least two apparatus according to claim 1 with a respective data output coupled to a respective data input,

wherein the transition detector of a preceding apparatus is configured to detect a transition within a first time window and the transition detector of a successive apparatus is configured to detect a transition within a second time window.

9. The system of claim 8 wherein a time window of each successive apparatus is wider than a time window of a preceding apparatus.

10. The system of claim 8 wherein a succeeding time window is wider than a preceding time window only if a transition is detected by the preceding apparatus.

11. The system of claim 8 further comprising:

clock gating circuitry configured to receive a clock gating signal from a last apparatus of the at least two apparatus.

12. The system of claim 11 wherein the last apparatus is configured to generate a clock gating signal if a transition detector of the last apparatus detects a transition.

13. A system comprising:

at least two apparatus each including first circuitry configured to receive input data and to output data dependent on the input data, responsive to a clock edge, a transition detector configured to detect a transition in the input data within a time window, and control circuitry configured to cause the first circuitry to output data dependent on the input data in response to a detected transition within the time window, with a respective data output coupled to a respective data input,

wherein the transition detector of a preceding apparatus is configured to detect a transition within a first time window and the transition detector of a successive apparatus is configured to detect a transition within a second time window, and wherein a time window of each successive apparatus is wider than a time window of a preceding apparatus.

14. A system comprising:

at least two apparatus each including first circuitry configured to receive input data and to output data dependent on the input data, responsive to a clock edge, a transition detector configured to detect a transition in the input data within a time window, and control circuitry configured to cause the first circuitry to output data dependent on the input data in response to a detected transition within the time window, with a respective data output coupled to a respective data input,

wherein the transition detector of a preceding apparatus is configured to detect a transition within a first time window and the transition detector of a successive apparatus is configured to detect a transition within a second time window, and wherein a succeeding time window is wider than a preceding time window only if a transition is detected by the preceding apparatus.

15. A system comprising:

at least two apparatus each including first circuitry configured to receive input data and to output data dependent on the input data, responsive to a clock edge, a transition detector configured to detect a transition in the input data within a time window, and control circuitry configured to cause the first circuitry to output data dependent on the input data in response to a detected transition within the time window, with a respective data output coupled to a respective data input,

wherein the transition detector of a preceding apparatus is configured to detect a transition within a first time window and the transition detector of a successive apparatus is configured to detect a transition within a second time window, and wherein the last apparatus is configured to generate a clock gating signal if a transition detector of the last apparatus detects a transition.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2013
From: STMICROELECTRONICS PVT LTD.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 031094/0232 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 7, 2011
From: PARTHASARATHY, CHITTOOR; CHAWLA, NITIN; CHATTERJEE, KALLOL; URARD, PASCAL
To: STMICROELECTRONICS PVT LTD.; STMICROELECTRONICS SA
Reel/Frame 026868/0573 →
Priority Claims (1)
IN 37/DEL/2011 · Jan 7, 2011 · national
Continuity (1)
Related Publication 20120176173A1 · Jul 12, 2012