IP Library Patent Application 13176262
Patent Application
App. No. 13/176,262

IMAGING DEVICE, DISPLAY-IMAGING DEVICE, AND ELECTRONIC EQUIPMENT

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
13/176,262
Abstract

Disclosed herein is an imaging device including: a plurality of photodetecting elements arranged on a substrate, each having a first semiconductor layer for the channel region; and a plurality of driving elements arranged on the substrate, each having a second semiconductor layer for the channel region, wherein the first and second semiconductor layers each are a crystallized semiconductor layer, the first and second semiconductor layers each are approximately equal in thickness and impurity concentration, and the first and second semiconductor layers each have an average trap level density no higher than 2.0×10 17 (cm −3 ) which is an average value of trap level density obtained by the FE (Field Effect) method within the range of intrinsic Fermi level Ei ±0.2 eV.

Claims (27)

1 . An imaging device comprising:

a plurality of photodetecting elements arranged on a substrate, each having a first semiconductor layer for the channel region; and

a plurality of driving elements arranged on said substrate, each having a second semiconductor layer for the channel region, wherein

said first and second semiconductor layers each are a crystallized semiconductor layer,

said first and second semiconductor layers each are approximately equal in thickness and impurity concentration, and

said first and second semiconductor layers each have an average trap level density no higher than 2.0×10 17 cm −3 which is an average value of trap level density obtained by the Field Effect method within the range of intrinsic Fermi level Ei±0.2 eV.

2 . The imaging device as defined in claim 1 , wherein said first and second semiconductor layers have an average trap level density no higher than 1.2×10 17 cm −3 .

3 . The imaging device as defined in claim 1 , wherein said channel region in said first semiconductor layer has a channel length no smaller than 4.0 μm.

4 . The imaging device as defined in claim 3 , wherein said first and second semiconductor layers have an average trap level density no lower than 5.6×10 16 cm −3 .

5 . The imaging device as defined in claim 1 , wherein said photodetecting element is sensitive to infrared light.

6 . The imaging device as defined in claim 1 , wherein said photodetecting element is composed of PIN-type photodiodes and said driving element is composed of MOS-type thin-film transistors.

7 . The imaging device as defined in claim 6 , wherein said thin-film transistors are intended to drive said photodiode.

8 . A display-imaging device comprising:

a plurality of display elements arranged on a substrate;

a plurality of photodetecting elements arranged on a substrate, each having a first semiconductor layer for the channel region; and

a plurality of driving elements arranged on said substrate, each having a second semiconductor layer for the channel region; wherein

said first and second semiconductor layers each are a crystallized semiconductor layer,

said first and second semiconductor layers each are approximately equal in thickness and impurity concentration, and

said first and second semiconductor layers each have an average trap level density no higher than 2.0×10 17 cm −3 which is an average value of trap level density obtained by the Field Effect method within the range of intrinsic Fermi level Ei±0.2 eV.

9 . An electronic equipment provided with

a display-imaging device, the display-imaging device comprising:

a plurality of display elements arranged on a substrate;

a plurality of photodetecting elements arranged on a substrate, each having a first semiconductor layer for the channel region; and

a plurality of driving elements arranged on said substrate, each having a second semiconductor layer for the channel region; wherein

said first and second semiconductor layers each are a crystallized semiconductor layer,

said first and second semiconductor layers each are approximately equal in thickness and impurity concentration, and

said first and second semiconductor layers each have an average trap level density no higher than 2.0×10 17 cm −3 which is an average value of trap level density obtained by the Field Effect method within the range of intrinsic Fermi level Ei±0.2 eV.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2013
From: SONY CORPORATION
To: JAPAN DISPLAY WEST INC.
Reel/Frame 030182/0522 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2011
From: IKEDA, MASANOBU; ITO, RYOICHI; ISHIHARA, KEIICHIRO; SASAKI, YOSHIKAZU
To: SONY CORPORATION
Reel/Frame 026643/0937 →