IP Library Granted Patent US 8,279,013
Granted Patent B2
US 8,279,013 · App. 13/177,592 · Granted Oct 2, 2012

Power amplifier and MMIC using the same

Assignee: Mitsubishi Electric Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,279,013
App. No.
13/177,592
Granted
Oct 2, 2012
Kind
B2
Abstract

A power amplifier includes an input terminal, an input matching circuit connected to the input terminal, an amplifying transistor having a gate connected to the input matching circuit, an output matching circuit connected to the drain of the amplifying transistor, an output terminal connected to the output matching circuit, and an inverting differentiator circuit for either inverting and then differentiating, or differentiating and then inverting, a signal from the input terminal. The output of the inverting differentiator circuit is connected to the gate.

Claims (31)

1. A power amplifier comprising:

an input terminal;

an input matching circuit connected to said input terminal;

an amplifying transistor having a gate, a source, and a drain, with said gate connected to said input matching circuit;

an output matching circuit connected to said drain of said amplifying transistor;

an output terminal connected to said output matching circuit; and

an inverting differentiator circuit for either inverting and then differentiating, or differentiating and then inverting, a signal from said input terminal, wherein the output of said inverting differentiator circuit is connected to said gate.

2. The power amplifier according to claim 1 , further comprising a plurality of said amplifying transistors, wherein said output of said inverting differentiator circuit is connected to the gates of said plurality of amplifying transistors.

3. The power amplifier according to claim 1 , further comprising:

a plurality of said amplifying transistors; and

a plurality of said inverting differentiator circuits, each of said inverting differentiator circuits corresponding to a respective one of said amplifying transistors.

4. The power amplifier according to claim 1 , further comprising:

a gate voltage terminal connected to said inverting differentiator circuit;

a resistance connected at a first end of said resistance to said source of said amplifying transistor; and

a capacitor connected at a first end of said capacitor to said source of said amplifying transistor, wherein

said gate voltage terminal is grounded, and

a second end of said resistance and a second end of said capacitor are grounded.

5. An MMIC comprising:

an input terminal;

an input matching circuit connected to said input terminal;

an amplifying transistor having a gate and a drain, with said gate connected to said input matching circuit;

an inverting differentiator circuit for either inverting and then differentiating, or differentiating and then inverting, a signal from said input terminal, said inverting differentiator circuit including a detector circuit and an edge detection circuit;

a first substrate on which said input matching circuit, said amplifying transistor, and said detector circuit are located; and

a second substrate on which said edge detection circuit is located, wherein the output of said inverting differentiator circuit is connected to said gate.

6. An MMIC comprising:

an input terminal;

an input matching circuit connected to said input terminal;

an amplifying transistor having a gate and a drain, with said gate connected to said input matching circuit;

an inverting differentiator circuit for either inverting and then differentiating, or differentiating and then inverting, a signal from said input terminal, said inverting differentiator circuit including a detector circuit and an edge detection circuit;

a first substrate on which said input matching circuit and said amplifying transistor are located; and

a second substrate on which said detector circuit and said edge detection circuit are located, wherein the output of said inverting differentiator circuit is connected to said gate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 16, 2020
From: MITSUBISHI ELECTRIC CORPORATION
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 052122/0475 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2011
From: TSUKAHARA, YOSHIHIRO
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 026632/0835 →
Priority Claims (1)
JP 2010-262651 · Nov 25, 2010 · national
Continuity (1)
Related Publication 20120133436A1 · May 31, 2012