IP Library Granted Patent US 8,659,690
Granted Patent B2
US 8,659,690 · App. 13/180,128 · Granted Feb 25, 2014

Semiconductor integrated circuit, imaging system, and signal conversion method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,659,690
App. No.
13/180,128
Granted
Feb 25, 2014
Kind
B2
Abstract

An adjacent color difference data generator calculates a differential between adjacent data in a data row having different color information per pixel of the digital signal to thereby generate a first color difference data having a first code format. A code converter converts the first color difference data into a second color difference data having a second code format. The second code format is a code format where only a small number of bits change before and after the code conversion from the first code format. The number of changing bits in the switching between codes when, for example, an image monochromatic but having gradation change is imaged to reduce any noise generated when digital image data is outputted.

Claims (54)

1. A semiconductor integrated circuit, comprising:

an amplifier configured to amplify an analog color image signal inputted from an imaging device;

an AD converter configured to convert the analog color image signal amplified by the amplifier into a digital signal;

an adjacent color difference data generator configured to calculate a differential between adjacent data having different color information in a data row per pixel of the digital signal to thereby generate a first color difference data having a first code format; and

a code converter configured to convert the first color difference data into a second color difference data having a second code format, wherein

the second code format is a code format where only a small number of bits change before and after the code conversion from the first code format.

2. The semiconductor integrated circuit as claimed in claim 1 , wherein

the adjacent color difference data is a data uniformly including positive/negative codes, and

the adjacent color difference data generator comprises:

a color difference type differentiator configured to calculate the differential between the adjacent data in the data row having different color information per pixel of the digital signal to thereby generate a first reversed color difference data having the first code format and alternately including positive/negative codes per pixel clock; and

a positive/negative code reverser configured to reverse the positive/negative codes of the first reversed color difference data per data to thereby generate the first color difference data.

3. The semiconductor integrated circuit as claimed in claim 2 , wherein the color difference type differentiator comprises:

a first delay unit configured to delay the digital signal by a delay amount equal to a pixel clock; and

a first subtraction unit configured to calculate a differential between the digital signal and the delayed digital signal obtained by the first delay unit.

4. The semiconductor integrated circuit as claimed in claim 2 , wherein

the positive/negative code reverser reverses the positive/negative codes of the first reversed color difference data per data based on a frequency 1/2 control of a pixel clock phase-fixed with reference to an arbitrary phase position temporally forward in a horizontal direction of effective data in the digital signal to thereby generate the first color difference data.

5. The semiconductor integrated circuit as claimed in claim 2 , wherein

the positive/negative code reverser reverses the positive/negative codes of the first reversed color difference data per data based on a frequency ½ control of a pixel clock phase-fixed with reference to an arbitrary phase position temporally forward in a vertical direction of the effective data in the digital signal to thereby generate the first color difference data.

6. The semiconductor integrated circuit as claimed in any of claims 3 - 5 , wherein

the adjacent color difference data generator comprises a 0 data inserter, the 0 data inserter being provided before the color difference type differentiator to insert 0 data in a leading data section of the effective data in the digital signal.

7. The semiconductor integrated circuit as claimed in claim 1 , wherein the first code format is binary code format, and the second code format is gray code format.

8. An imaging system, comprising a first semiconductor integrated circuit and a second semiconductor integrated circuit, wherein

the semiconductor integrated circuit as claimed in claim 1 is used as the first semiconductor integrated circuit,

the second semiconductor integrated circuit comprises a color difference data decoder and an image processor,

the color difference data decoder inversely converts the second color difference data outputted from the first semiconductor integrated circuit into the first color difference data, and

the image processor images-processes the first color difference data outputted from the color difference data decoder.

9. The imaging system as claimed in claim 8 , wherein

the color difference data decoder comprises: a code inverse converter; a positive/negative code reversal restorer; and a subtraction accumulator, and

the code inverse converter is configured to decode the second color difference data outputted from the first semiconductor integrated circuit into a third color difference data having the first code format and uniformly including positive/negative codes,

the positive/negative code reversal restorer is configured to reverse the positive/negative codes of the third color difference data outputted from the code inverse converter per data to thereby generate a second reversed color difference data where the positive/negative codes are reversed per data, and

the subtraction accumulator is configured to accumulate the second reversed color difference data while calculating a differential between adjacent data thereof to thereby decode the second reversed color difference data into the first color difference data.

10. The imaging system as claimed in claim 9 , wherein

the positive/negative code reversal restorer reverses the positive/negative codes of the first color difference data outputted from the code inverse converter per data based on a frequency ½ control of a pixel clock phase-fixed with reference to an arbitrary phase position temporally forward in a horizontal direction of effective data in the digital signal to thereby generate the second reversed color difference data.

11. The imaging system as claimed in claim 9 , wherein

the positive/negative code reversal restorer reverses the positive/negative codes of the first color difference data outputted from the code inverse converter per data based on a frequency ½ control of a pixel clock phase-fixed with reference to an arbitrary phase position temporally forward in a vertical direction of the effective data in the digital signal to thereby generate the second reversed color difference data.

12. The imaging system as claimed in claim 9 , wherein

the subtraction accumulator comprises:

a second subtraction unit configured to subtract the second reversed color difference data; and

a second delay unit configured to delay a processing result obtained by the subtraction unit, and

the second delay unit delays the processing result by a delay amount equal to a pixel clock when the color information of the second reversed color difference data changes per pixel, and supplies the delayed processing result as an input to be accumulated to the subtraction unit.

13. The imaging system as claimed in claim 9 , wherein

the subtraction accumulator comprises a resetter configured to insert initial 0 data in the second reversed color difference data.

14. The imaging system as claimed in claim 9 , further comprising:

an enable code appender provided before the code converter and configured to append by an arbitrary timing an enable code indicating a reference timing to the first color difference data; and

an enable code decoder provided behind the code inverse converter and configured to decode the enable code, wherein

the color difference data decoder sets a reference timing for starting the decoding based on the enable code decoded by the enable code decoder.

15. The imaging system as claimed in claim 9 , wherein

the first code format is binary code format, and the second code format is gray code format.

16. A signal conversion method comprising steps of:

converting an analog color image signal into a digital signal;

calculating a differential between adjacent data in a data row having different color information per pixel of the digital signal to thereby generate a reversed color difference data having a first code format and alternately including positive/negative codes per pixel clock;

reversing the codes of the reversed color difference data per data, starting from a reference position arbitrarily provided in the reversed color difference data to thereby generate a first color difference data uniformly including the positive/negative codes; and

converting the first color difference data into a second color difference data having a second code format, wherein

the second code format is a code format where only a small number of bits change before and after the code conversion from the first code format.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2020
From: PANASONIC CORPORATION
To: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD.
Reel/Frame 052755/0917 →