IP Library Granted Patent US 8,661,178
Granted Patent B2
US 8,661,178 · App. 13/191,892 · Granted Feb 25, 2014

PCI-E system having reconfigurable link architecture

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,661,178
App. No.
13/191,892
Granted
Feb 25, 2014
Kind
B2
Abstract

A peripheral component interconnect express (PCI-E) system has a reconfigurable link architecture. The system comprises a system slot adapted to receive a PCI-E compatible system controller, a plurality of peripheral slots adapted to receive a plurality of peripheral modules, and a reconfigurable switch fabric configured to create a variable number of PCI-E links between the system slot and the plurality of peripheral slots.

Claims (23)

1. A peripheral component interconnect express (PCI-E) system having a reconfigurable link architecture, comprising:

a system slot adapted to receive a PCI-E compatible system controller;

a plurality of peripheral slots adapted to receive a plurality of peripheral modules;

a reconfigurable switch fabric configured to create a variable number of PCI-E links between the system slot and the plurality of peripheral slots; and a nonvolatile memory storing a first switch image for a 2-link configuration of the reconfigurable switch fabric, and a second switch image for a 4-link configuration of the reconfigurable switch fabric.

2. The PCI-E system of claim 1 , wherein the system slot and the peripheral slots are located on a backplane of a PXI-E chassis.

3. The PCI-E system of claim 2 , wherein all of the peripheral slots on the backplane are hybrid-compatible PXI-E slots.

4. The PCI-E system of claim 3 , wherein the reconfigurable switch fabric is located on a mezzanine card in the PXI-E chassis.

5. The PCI-E system of claim 3 , further comprising at least one PCI to PCI-E bridge connected between the hybrid-compatible slots and the system slot.

6. The PCI-E system of claim 2 , wherein the reconfigurable switch fabric is located on a mezzanine card in the PXI-E chassis.

7. The PCI-E system of claim 1 , wherein the reconfigurable switch fabric is configurable to a 2-link PCI-E configuration of a PXI-E chassis, and is also configurable to a 4-link PCI-E configuration of a PXI-E chassis.

8. The PCI-E system of claim 1 , wherein the reconfigurable switch fabric comprises two partitionable switches.

9. The PCI-F system of claim 1 , wherein the system slot has a LINKCAP pin indicating the number of PCI-E links between the system slot and the plurality of peripheral slots, and PCI-F system dynamically controls the LINKCAP pin to indicate the number of PCI-E links.

10. A method of configuring a peripheral component interconnect express (PCI-E) compatible chassis comprising multiple PCI-E switches configured to establish PCI-E links between a system slot and multiple peripheral slots, the method comprising:

determining a number of PCI-E links to establish between the system slot and the multiple peripheral slots;

partitioning at least one of the multiple PCI-E switches upon determining that the link configuration requires a number of PCI-E links greater than the number of PCI-E switches; and

loading switch images to the PCI-E switches based on the determined number of PCI-E links.

11. The method of claim 10 , wherein the multiple PCI-E switches comprise two reconfigurable PCI-E switches adapted to establish two PCI-E links or four PCI-E links between the system slot and the multiple peripheral slots.

12. The method of claim 10 , further comprising:

controlling a LINKCAP pin of the system slot to indicate the number of PCI-E links.

13. The method of claim 10 , wherein the chassis is a PXI-E chassis.

14. The method of claim 10 , wherein the switch images are loaded to the PCI-E switches from a nonvolatile memory located in the chassis.

15. The method of claim 10 , wherein determining the number of PCI-E links comprises receiving a user selection of the number of PCI-E links.

16. The method of claim 15 , wherein the user selection is received via a software interface.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2014
From: AGILENT TECHNOLOGIES, INC.
To: KEYSIGHT TECHNOLOGIES, INC.
Reel/Frame 033746/0714 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 28, 2011
From: RICHARD, JARED
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 026662/0678 →