IP Library Granted Patent US 8,547,759
Granted Patent B2
US 8,547,759 · App. 13/197,516 · Granted Oct 1, 2013

Semiconductor device performing refresh operation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,547,759
App. No.
13/197,516
Granted
Oct 1, 2013
Kind
B2
Abstract

To provide a semiconductor device including a temperature detection circuit that detects a temperature of the semiconductor device and outputs temperature information, a counter circuit that takes a count of repeated inputs of a refresh command and outputs count information, a comparison circuit that activates a match signal when the temperature information matches the count information, and a refresh control circuit that controls whether to perform a refresh operation according to activation of the refresh command based on the match signal. According to the present invention, a refresh cycle can be finely adjusted because the repeated inputs of the refresh command are thinned out based on the temperature information. With this configuration, power consumption caused by the refresh operation can be reduced.

Claims (34)

1. A semiconductor device comprising:

a temperature detection circuit that generates a temperature code based on a temperature of the semiconductor device;

a counter circuit that updates a count value thereof each time a refresh command is issued;

a comparison circuit that activates a match signal when the count value is coincident with a value of the temperature code; and

a refresh control circuit that controls based on the match signal whether to perform a refresh operation in response to the refresh command.

2. The semiconductor device as claimed in claim 1 , wherein

the comparison circuit includes an SR latch circuit that is set in response to the match signal, and

the refresh control circuit controls, based on an output from the SR latch circuit, whether to perform the refresh operation in response to the refresh command.

3. The semiconductor device as claimed in claim 2 , wherein the SR latch circuit is reset when the count value indicates a predetermined value.

4. The semiconductor device as claimed in claim 2 , wherein the SR latch circuit is reset when the temperature code is changed.

5. The semiconductor device as claimed in claim 2 , wherein the SR latch circuit is reset when a predetermined signal is supplied from outside.

6. The semiconductor device as claimed in claim 5 , wherein the predetermined signal includes a self-refresh command.

7. The semiconductor device as claimed in claim 2 , wherein the SR latch circuit is reset irrespectively of the count value when the temperature code indicates a predetermined value.

8. The semiconductor device as claimed in claim 2 , wherein the refresh control circuit prohibits the refresh operation in response to the refresh command when the SR latch circuit is set.

9. The semiconductor device as claimed in claim 2 , wherein the refresh control circuit prohibits the refresh operation in response to the refresh command when the SR latch circuit is reset.

10. A semiconductor device comprising:

a temperature detection circuit that generates a temperature code based on a temperature of the semiconductor device;

a counter circuit that updates a count value thereof each time a refresh command is issued;

a comparison circuit that activates a match signal when the count value is coincident with a value of the temperature code; and

a refresh control circuit that performs a refresh operation when the refresh command is issued in a first operation mode and does not perform the refresh operation even when the refresh command is issued in a second operation mode, an operation mode of the refresh control circuit being changed from one of the first and second operation modes to other one of the first and second operation modes when the match signal is activated.

11. The semiconductor device as claimed in claim 10 , wherein the operation mode of the refresh control circuit is changed from one of the first and second operation modes to another one of the first and second operation modes when the count value indicates a predetermined value.

12. The semiconductor device as claimed in claim 10 , wherein the operation mode of the refresh control circuit is changed to the first operation mode when the temperature code is changed.

13. The semiconductor device as claimed in claim 10 , wherein the operation mode of the refresh control circuit is changed to the first operation mode when a predetermined signal is supplied from outside.

14. The semiconductor device as claimed in claim 10 , wherein the operation mode of the refresh control circuit is changed to the first operation mode irrespectively of the count value when the temperature code indicates a predetermined value.

15. A semiconductor device comprising:

a counter circuit updating a count value thereof each time a refresh command is issued, the count value being recurrently updated from a first value to a second value;

a temperature detection circuit generating a temperature code related to an operating temperature of the semiconductor device, the temperature code taking as a value thereof one of the first value, second value, and intermediate values between the first and second values; and

a control circuit determining whether or not a refresh operation responsive to the refresh command is performed based on the count value and the temperature code.

16. The semiconductor device as claimed in claim 15 , wherein the refresh operation is determined to be performed when the count value is updated by an issuance of the refresh command in a range between the first value and the value of the temperature code and not to be performed when the count value is updated by an issuance of the refresh command in a range between the second value and the value of the temperature code.

17. The semiconductor device as claimed in claim 15 , further comprising a refresh counter circuit outputting a refresh address to which the refresh operation is to be performed, the refresh counter circuit updating the refresh address when the control circuit determines that the refresh operation responsive to the refresh command is to be performed, and maintaining the refresh address when the control circuit determines that the refresh operation responsive to the refresh command is not to be performed.

18. The semiconductor device as claimed in claim 15 , further comprising:

a plurality of external command terminals; and

a command decoder coupled to the external command terminals to receive a plurality of command signals, and the command decoder issuing the refresh command in response to the command signals.

19. The semiconductor device as claimed in claim 15 , wherein the value of the temperature code moves toward the second value when the operating temperature rises and the value of the temperature code moves toward the first value when the operating temperature becomes lower.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2018
From: LONGITUDE SEMICONDUCTOR S.A.R.L.
To: LONGITUDE LICENSING LIMITED
Reel/Frame 046865/0667 →
CHANGE OF NAME Recorded Aug 24, 2016
From: PS5 LUXCO S.A.R.L.
To: LONGITUDE SEMICONDUCTOR S.A.R.L.
Reel/Frame 039793/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2016
From: PS4 LUXCO S.A.R.L.
To: PS5 LUXCO S.A.R.L.
Reel/Frame 039818/0506 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2014
From: ELPIDA MEMORY, INC.
To: PS4 LUXCO S.A.R.L.
Reel/Frame 032899/0588 →
SECURITY AGREEMENT Recorded Jul 29, 2013
From: PS4 LUXCO S.A.R.L.
To: ELPIDA MEMORY INC.
Reel/Frame 032414/0261 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 5, 2011
From: KADOWAKI, TAKUYA
To: ELPIDA MEMORY, INC.
Reel/Frame 026707/0287 →