IP Library Granted Patent US 8,866,561
Granted Patent B2
US 8,866,561 · App. 13/201,417 · Granted Oct 21, 2014

Adaptive impedance matching network

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,866,561
App. No.
13/201,417
Granted
Oct 21, 2014
Kind
B2
Abstract

An adjustable impedance matching network for providing an adjustable matching impedance (Rm) is presented. The matching network includes first and second impedance adjusting circuits. The first impedance adjusting circuit is adapted to adjust the value of an imaginary part of the matching impedance while substantially maintaining the value of a real part of the matching impedance based on frequency information frequency and a target reference value. The second impedance adjusting circuit is adapted to adjust the value of an imaginary part of the matching impedance to be substantially equal to zero based on the frequency information, so as to adjust the real part of the matching impedance to be substantially equal to the target reference value.

Claims (26)

1. An adjustable impedance matching network for providing an adjustable matching impedance, the matching network comprising:

a first impedance adjusting circuit configured to adjust the value of a real part of the matching impedance whilst changing the value of an imaginary part of the matching impedance based on frequency information and a target reference value; and

a second impedance adjusting circuit configured to adjust the value of the imaginary part of the matching impedance to be substantially equal to a predetermined value.

2. The matching network according to claim 1 , wherein the pre-determined value is equal to zero.

3. The matching network according to claim 1 , wherein the first impedance adjusting circuit comprises a parallel LC network.

4. The matching network according to claim 1 , wherein the second impedance adjusting circuit comprises a series LC network.

5. The matching network according to claim 1 , wherein at least one of the first and second impedance adjusting circuits comprises a switched capacitor array of RF-MEMS devices.

6. The matching network according to claim 1 , wherein the frequency information comprises information indicative of a frequency band of operation.

7. The matching network according to claim 6 , wherein the first and second impedance adjusting circuits are adapted to adjust the value of the matching impedance in the inductive region of a Smith chart if the frequency information is indicative of a low-frequency band, and to adjust the value of the matching impedance in the capacitive region of the Smith chart if the frequency information is indicative of a high-frequency band.

8. An electronic device comprising an adjustable impedance matching network according to claim 1 .

9. The electronic device according to claim 8 , further comprising an antenna adapted to transmit signals to and receive signals from a wireless communications unit, wherein the target reference value substantially matches an impedance of the antenna.

10. An adjustable impedance matching network for providing an adjustable matching impedance, the matching network comprising:

first impedance adjusting means for adjusting the value of a real part of the matching impedance whilst changing the value of an imaginary part of the matching impedance based on frequency information and a target reference value; and

second impedance adjusting means for adjusting the value of the imaginary part of the matching impedance to be substantially equal to a predetermined value.

11. The matching network according to claim 10 , wherein the first impedance adjusting means comprises a parallel LC network and wherein the second impedance adjusting means comprises a series LC network.

12. The matching network according to claim 10 , wherein at least one of the first and second impedance adjusting means comprises a switched capacitor array of RF-MEMS devices.

13. A method of controlling an adjustable impedance matching network for providing an adjustable matching impedance, the method comprising:

adjusting the value of a real part of the matching impedance whilst changing the value of an imaginary part of the matching impedance based on frequency information and a target reference value; and

adjusting the value of the imaginary part of the matching impedance to be substantially equal to a predetermined value.

14. The method according to claim 13 , wherein the predetermined value is equal to zero.

15. The method according to claim 13 , wherein adjusting the value of a real part of the matching impedance whilst changing the value of an imaginary part of the matching impedance comprises modifying a parameter of a least one component of a parallel LC network.

16. The method according to claim 13 , wherein adjusting the value of the imaginary part of the matching impedance to be substantially equal to a predetermined value comprises modifying a parameter of at least one component of a series LC network.

17. The method according to claim 13 , wherein the frequency information comprises information indicative of a frequency band of operation.

18. The method according to claim 13 , wherein adjusting the value of an imaginary part of the matching impedance comprises adjusting the value of the matching impedance in the inductive region of a Smith chart if the frequency information is indicative of a low-frequency band, and adjusting the value of the matching impedance in the capacitive region of the Smith chart if the frequency information is indicative of a high-frequency band.

19. A computer configured to operate a computer program comprising software configured to perform all of the steps of claim 10 , when said program is run on computer.

20. The computer as claimed in claim 19 , further comprising a computer readable medium, wherein the computer program is stored on the computer readable medium.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 13, 2013
From: EPCOS AG
To: QUALCOMM TECHNOLOGIES, INC.
Reel/Frame 031590/0576 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2011
From: VAN BEZOOIJEN, ADRIANUS
To: EPCOS AG
Reel/Frame 026982/0584 →