IP Library Granted Patent US 8,207,725
Granted Patent B2
US 8,207,725 · App. 13/211,077 · Granted Jun 26, 2012

Tester having device under test power supply

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,207,725
App. No.
13/211,077
Granted
Jun 26, 2012
Kind
B2
Abstract

A tester includes a device under test (DUT) power supply (DPS) with and input and output includes an amplifier configured to set an output voltage of the DPS output equal to an input voltage for the DPS. The DPS has a first output stage coupled to the amplifier and configured to source and sink current at the output of the DPS between a first voltage rail and a third voltage rail. The DPS has a second output stage coupled to the amplifier and configured to source and sink current to the output of the DPS between a second voltage rail and the third voltage rail. A selection device is configured to enable the first and second output stages based on a selection input signal. The selection device is situated outside of the first and the second output stages.

Claims (43)

1. A tester comprising:

a device under test (DUT) power supply (DPS) with an input and an output, the DPS including:

an amplifier configured to set an output voltage of the DPS output based on an input voltage for the DPS;

a first output stage coupled to the amplifier and configured to source and sink current at the output of the DPS between a first voltage at a first voltage rail and a third voltage at a third voltage rail;

a second output stage coupled to the amplifier and configured to source and sink current to the output of the DPS between a second voltage at a second voltage rail and the third voltage at the third voltage rail; and

a selection device configured to enable one of the first and second voltages based on a select input signal, wherein the selection device is situated outside of the first and the second output stages.

2. The tester of claim 1 , wherein the selection device is not coupled in series between either the first and third voltage rails or the second and third voltage rails such that no power is dissipated over the selection device between either the first voltage rail and the third voltage rail or between the second voltage rail and the third voltage rail.

3. The tester of claim 1 , wherein the first voltage at the first voltage rail is higher than the second voltage at the second voltage rail, and wherein the first and second voltages are both higher than the third voltage at the third voltage rail.

4. The tester of claim 1 , wherein the amplifier comprises an operation amplifier having first and second inputs, and first and second outputs, the first input of the operational amplifier being the input of the DPS, and the second input of the operational amplifier connected to the output of the DPS circuit, wherein the input and output voltages of the DP S are substantially equal.

5. The tester of claim 1 , wherein the second output stage comprises a gate drive circuit, the selection device and a second output stage portion.

6. The tester of claim 5 , wherein the second output stage portion is coupled between the second voltage rail and the third voltage rail, and having an output connected to the output of the DPS circuit, and wherein one of the first output stage and the second output stage portion is enabled depending upon the output of the selection device.

7. The tester of claim 5 , wherein the selection device comprises a multiplexer having first and second inputs and an output, the first input connected to the first voltage rail, the second input connected to the second voltage rail, and the output selectively providing one or the other of the first and second voltage rails.

8. The tester of claim 7 , wherein each of the first output stage and the second output stage portion comprise two drain-connected transistors.

9. The tester of claim 8 , wherein at least one of the transistors in the second output stage portion is significantly larger than one of the transistors in the first output stage.

10. The tester of claim 8 , wherein the output of the multiplexor is coupled to a body terminal of one of the drain-connected transistors on the second output stage portion.

11. A tester comprising:

a device under test (DUT) power supply (DPS) with an input and an output, the DPS comprising:

means for setting an output voltage based on an input voltage for supplying to a DUT;

first means for sourcing and sinking current at the output of the DPS between a first voltage rail and a third voltage rail;

second means for sourcing and sinking current at the output of the DPS between a second voltage rail and the third voltage rail; and

means for enabling the first and second means based on a select input signal;

wherein the means for enabling is coupled such that no power is dissipated over it between either the first voltage rail and the third voltage rail or between the second voltage rail and the third voltage rail.

12. The tester of claim 11 , wherein the means for enabling comprises a selection device that is situated outside the first and third voltage rails and outside the second and third voltage rails.

13. The tester of claim 12 , wherein the selection device is not coupled in series between either the first and third voltage rails or the second and third voltage rails.

14. The tester of claim 11 , wherein a first voltage at the first voltage rail is higher than a second voltage at the second voltage rail, and wherein the first and second voltages are both higher than a third voltage at the third voltage rail.

15. The tester of claim 11 , wherein means for setting comprises an operation amplifier having first and second inputs, and first and second outputs, the first input of the operational amplifier being the input of the DPS, and the second input of the operational amplifier connected to the output of the DPS circuit.

16. A method performed in a tester for supplying power to a device under test (DUT), the method comprising:

setting an output voltage based on an input voltage for supplying to the DUT;

sourcing and sinking current at the output of the power supply between a first voltage rail and a third voltage rail with a first output stage;

sourcing and sinking current at the output of the power supply between a second voltage rail and the third voltage rail at a second output stage; and

enabling the first and second output stages via a selection device;

wherein the method is characterized by the absence of power dissipated over the selection device between either the first voltage rail and the third voltage rail or between the second voltage rail and the third voltage rail.

17. The method of claim 16 , wherein enabling the first output stage provides sourcing and sinking current at the output of the power supply between the first voltage rail and the third voltage rail and disables sourcing and sinking current at the output of the power supply between the second voltage rail and the third voltage rail.

18. The method of claim 16 , wherein enabling the second output stage provides sourcing and sinking current at the output of the power supply between the second voltage rail and the third voltage rail.

19. A tester comprising:

a device under test (DUT) power supply (DPS) with an input and an output, the DPS including a DPS circuit including:

an operation amplifier having first and second inputs, and first and second outputs, the first input of the op-amp being the input of the DPS circuit, and the second input of the op-amp connected to the output of the DPS circuit;

a first output stage driven by the first and second outputs of the op-amp, connected between a first high voltage rail and a low voltage rail, and having an output connected to the output of the DPS circuit; and

a second output stage also driven by the first and second outputs of the op-amp, and including

a gate drive circuit;

a multiplexer having first and second inputs and an output, the first input connected to the first high voltage rail, the second input connected to a second high voltage rail that is lower than the first high voltage rail, and the output selectively providing a voltage equal to the voltage of either the first high voltage rail or the second high voltage rail; and

a second output stage portion connected between the second high voltage rail and the low voltage rail, and having an output connected to the output of the DPS circuit, the second output stage portion being selectively enabled depending upon the output of the multiplexer.

20. The tester of claim 19 , wherein the first output stage is a low current stage and the second output stage is a high current stage.

Assignments (11)
RELEASE OF SECURITY INTEREST Recorded Jul 25, 2019
From: CALIFORNIA MEZZANINE INVESTMENT FUND, L.P.
To: ELEVATE SEMICONDUCTOR, INC.
Reel/Frame 049865/0303 →
SECURITY INTEREST Recorded Jul 17, 2019
From: ELEVATE SEMICONDUCTOR, INC.
To: EAST WEST BANK
Reel/Frame 049781/0414 →
RELEASE OF SECURITY INTEREST Recorded Jun 28, 2019
From: AVIDBANK
To: ELEVATE SEMICONDUCTOR, INC.
Reel/Frame 049624/0036 →
SECURITY INTEREST Recorded Dec 12, 2018
From: ELEVATE SEMICONDUCTOR, INC.
To: AVIDBANK
Reel/Frame 047759/0909 →
SECURITY INTEREST Recorded Aug 31, 2018
From: ELEVATE SEMICONDUCTOR, INC.
To: CALIFORNIA MEZZANINE INVESTMENT FUND, L.P.
Reel/Frame 046770/0782 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2015
From: INTERSIL AMERICAS LLC
To: ELEVATE SEMICONDUCTOR, INC.
Reel/Frame 035770/0045 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 14, 2015
From: KING, JEFF
To: PLANET ATE, INC.
Reel/Frame 034713/0150 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 14, 2015
From: PLANET ATE LLC
To: INTERSIL AMERICAS LLC
Reel/Frame 034713/0740 →
CHANGE OF NAME Recorded Jan 14, 2015
From: INTERSIL AMERICAS INC
To: INTERSIL AMERICAS LLC
Reel/Frame 034760/0251 →
CHANGE OF NAME Recorded Jan 14, 2015
From: PLANET ATE, INC.
To: PLANET ATE LLC
Reel/Frame 034763/0627 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 14, 2015
From: SULLIVAN, PATRICK; BRISTOW, STEVEN R.; CREEK, WILLIAM ROBERT
To: INTERSIL AMERICAS INC.
Reel/Frame 034712/0872 →