IP Library Granted Patent US 8,901,891
Granted Patent B2
US 8,901,891 · App. 13/218,193 · Granted Dec 2, 2014

Voltage polarity determination circuit and charge amount measurement circuit

Inventors: Atsuo Inoue (Kyoto, JP); Noriaki Matsuno (Hyogo, JP)
Assignee: Panasonic Corporation
G01R19/14G01R31/3613
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,901,891
App. No.
13/218,193
Granted
Dec 2, 2014
Kind
B2
Abstract

A voltage polarity determination circuit includes an integration circuit, a switch, and a time measurement circuit. The integration circuit includes an operational amplifier circuit having an input offset voltage which is larger than the maximum value of a voltage input to the integration circuit or smaller than the minimum value of the input voltage of the integration circuit. The switch switches the input voltage of the integration circuit between a voltage whose polarity is to be determined and a reference voltage. The time measurement circuit measures a time interval which it takes for the output voltage of the integration circuit to reach a set voltage, and based on the result of the measurement, determines the polarity of the input voltage of the integration circuit.

Claims (21)

1. A voltage polarity determination circuit comprising:

an integration circuit;

a switch configured to switch a voltage input to the integration circuit between a voltage whose polarity is to be determined and a reference voltage; and

a time measurement circuit configured to measure a time interval which it takes an output voltage of the integration circuit to reach a set voltage, and based on a result of the measurement, determine the polarity of the input voltage of the integration circuit, wherein

the integration circuit includes an operational amplifier circuit having an input offset voltage which is larger than a maximum value of the input voltage of the integration circuit or smaller than a minimum value of the input voltage of the integration circuit.

2. The voltage polarity determination circuit of claim 1 , wherein

the time measurement circuit includes

a comparison circuit configured to compare the output voltage of the integration circuit with a first reference voltage, and output a result of the comparison, and

a determination circuit configured to measure a time interval between when the input voltage of the integration circuit is switched by the switch and when the output voltage of the comparison circuit is inverted, and based on a result of the measurement, determine the polarity of the input voltage of the integration circuit.

3. The voltage polarity determination circuit of claim 1 , wherein

the time measurement circuit determines the polarity of the input voltage of the integration circuit by comparing a time interval between when the input voltage of the integration circuit is switched to the reference voltage by the switch and when the output voltage of the integration circuit reaches a first reference voltage with a time interval between when the input voltage of the integration circuit is switched to the voltage whose polarity is to be determined by the switch and when the output voltage of the integration circuit reaches the first reference voltage.

4. The voltage polarity determination circuit of claim 1 , wherein

the time measurement circuit includes

a first comparison circuit configured to compare the output voltage of the integration circuit with a first reference voltage, and output a result of the comparison,

a second comparison circuit configured to compare the output voltage of the integration circuit with a second reference voltage, and output a result of the comparison,

a logic circuit configured to output a voltage which is set or reset in response to inversion of an output voltage of the first comparison circuit or inversion of an output voltage of the second comparison circuit,

a counter configured to measure an output of the logic circuit until a set value, and

a determination circuit configured to measure a time interval between when the input voltage of the integration circuit is switched by the switch and when a value measured by the counter reaches the set value, and based on a result of the measurement, determine the polarity of the input voltage of the integration circuit, and

the voltage polarity determination circuit further includes an initialization circuit configured to initialize the output voltage of the integration circuit in response to an output of the logic circuit.

5. The voltage polarity determination circuit of claim 4 , wherein

the determination circuit compares the time interval between when the input voltage of the integration circuit is switched to the reference voltage by the switch and when the value measured by the counter reaches the set value with a time interval between when the input voltage of the integration circuit is switched to the voltage whose polarity is to be determined by the switch and when the value measured by the counter reaches the set value, to determine the polarity of the input voltage of the integration circuit.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2020
From: PANASONIC CORPORATION
To: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD.
Reel/Frame 052755/0917 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2011
From: INOUE, ATSUO; MATSUNO, NORIAKI
To: PANASONIC CORPORATION
Reel/Frame 027029/0019 →
Priority Claims (3)
JP 2009-042206 · Feb 25, 2009 · national
JP 2009-109716 · Apr 28, 2009 · national
JP 2010-030562 · Feb 15, 2010 · national
Continuity (2)
Continuation PCTJP2010001247 · Feb 24, 2010
Related Publication 20110313698A1 · Dec 22, 2011