IP Library Granted Patent US 8,922,602
Granted Patent B2
US 8,922,602 · App. 13/243,014 · Granted Dec 30, 2014

Method of driving display panel and display apparatus for performing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,922,602
App. No.
13/243,014
Granted
Dec 30, 2014
Kind
B2
Abstract

A display apparatus includes a display panel, a timing controller, data and gate driving parts. The display panel includes first and second substrates, and a liquid crystal layer disposed between the first and second substrates, and displays an image. The timing controller includes a data compensating unit that outputs compensated grayscale data in an n-th pixel row, based upon a coupling capacitance generated according to a grayscale data variation between an (n−1)-th pixel row and the n-th pixel row, n′ being a natural number. The data driving part converts the compensated grayscale data to an analog data voltage, and outputs the analog data voltage to data lines.

Claims (49)

1. A method of driving a display panel for displaying an image, the display panel comprising a first substrate, a second substrate and a liquid crystal layer disposed between the first substrate and the second substrate, the first substrate comprising data lines, gate lines crossing the data lines and a plurality of pixels electrically connected to the data lines and to the gate lines, the second substrate comprising a common electrode facing the pixels, the method comprising:

calculating a coupling capacitance generated between the pixels and the common electrode based upon the grayscale data variation between the (n−1)-th pixel row and the n-th pixel row;

outputting compensated grayscale data for an n-th pixel row based upon a grayscale data variation between an (n−1)-th pixel row and the n-th pixel row, while directly outputting the grayscale data of the n-th pixel row when the coupling capacitance is not more than a reference value;

converting the compensated grayscale data to an analog data voltage to output the analog data voltage to the data lines; and

outputting a gate signal through the gate lines to provide the gate signal to the display panel,

wherein calculating the compensated grayscale data in the n-th pixel row further comprises:

outputting adjusted data of the n-th pixel row based upon a two-dimensional look-up table to which the adjusted data of the n-th pixel row corresponding to the coupling capacitance and the grayscale data of the n-th pixel row are mapped; and

subtracting the adjusted data from the grayscale data of the n-th pixel row when the coupling capacitance has a positive polarity, and by adding the adjusted data to the grayscale data of the n-th pixel row when the coupling capacitance has a negative polarity,

wherein the coupling capacitance has a positive polarity when the grayscale data of the n-th pixel row is greater than the grayscale data of the (n−1)-th pixel row, and the coupling capacitance has a negative polarity when the grayscale data of the n-th pixel row is less than the grayscale data of the (n−1)-th pixel row.

2. The method of claim 1 , wherein outputting compensated grayscale data in the n-th pixel row further comprises:

storing grayscale data for the (n−1)-th pixel row and the grayscale data for the n-th pixel row; and

outputting the compensated grayscale data in the n-th pixel row based upon the coupling capacitance.

3. The method of claim 2 , wherein calculating the coupling capacitance comprises:

outputting digital data respectively corresponding to analog data voltages of the grayscale data in the (n−1)-th and n-th pixel rows based upon a one-dimensional look-up table to which the digital data corresponding to the analog data voltages of the grayscale data are mapped;

calculating a sum of the coupling capacitances by summing values of a result from subtracting the digital data of the (n−1)-th pixel row from the digital data of the n-th pixel row in each of the data lines; and

dividing the sum by the amount of the data lines and multiplying the divided value by a coupling constant.

4. The method of claim 3 , wherein outputting the compensated grayscale data in the n-th pixel row further comprises recalculating the coupling capacitance based upon a feeding back of the compensated grayscale data of the n-th pixel row.

5. The method of claim 4 , wherein feeding back the compensated grayscale data of the n-th pixel row and recalculating the coupling capacitance are repeated.

6. A display apparatus comprising:

a display panel configured to display an image comprising:

a first substrate,

a second substrate, and

a liquid crystal layer disposed between the first substrate and the second substrate,

wherein the first substrate comprises data lines, gate lines crossing the data lines and a plurality of pixels, the pixels being electrically connected to the data and gate lines and being arranged in a matrix shape, the second substrate comprising a common electrode facing the pixels;

a timing controller comprising a data compensating unit, the data compensating unit comprising:

a coupling capacitance calculating unit configured to calculate coupling capacitance generated between the pixels and the common electrode based upon the grayscale data variation between the (n−1)-th pixel row and the n-th pixel row; and

a bypass unit,

the data compensating unit outputting compensated grayscale data in an n-th pixel row based upon a grayscale data variation between an (n−1)-th pixel row and the n-th pixel row, while directly outputting by the bypass unit the grayscale data of the n-th pixel row when the coupling capacitance is not more than a reference value;

a data driving part converting the compensated grayscale data to an analog data voltage, and outputting the analog data voltage to the data lines; and

a gate driving part outputting a gate signal to the gate lines,

wherein the data compensating unit comprises a data adjusting unit configured to output compensated grayscale data of the n-th pixel row based upon the coupling capacitance and including a two-dimensional look-up table to which the adjusted data of the n-th pixel row corresponding to the coupling capacitance and the grayscale data of the n-th pixel row are mapped,

wherein the data adjusting unit calculates the compensated grayscale data of the n-th pixel row, by subtracting the adjusted data from the grayscale data of the n-th pixel row, when the coupling capacitance has a positive polarity and by adding the adjusted data to the grayscale data of the n-th pixel row, when the coupling capacitance has a negative polarity, and

wherein the coupling capacitance has a positive polarity when the grayscale data of the n-th pixel row is greater than the grayscale data of the (n−1)-th pixel row, and the coupling capacitance has a negative polarity when the grayscale data of the n-th pixel row is less than the grayscale data of the (n−1)-th pixel row.

7. The display apparatus of claim 6 , wherein the data compensating unit further comprises:

an inner storage unit configured to store the grayscale data of the (n−1)-th pixel row and the gray scale data of the n-th pixel row; and

a data adjusting unit configured to output compensated grayscale data of the n-th pixel row based upon the coupling capacitance.

8. The display apparatus of claim 7 , wherein the coupling capacitance calculating unit comprises a one-dimensional look-up table to which the digital data respectively corresponding to the analog data voltages of the grayscale data in the (n−1)-th and n-th pixel rows are mapped.

9. The display apparatus of claim 8 , wherein the coupling capacitance calculating unit calculates the coupling capacitance by summing values resulting from subtracting the digital data of the (n−1)-th pixel row from the digital data of the n-th pixel row in each of the data lines, and by dividing the sum by the amount of the data lines and multiplying the divided value by a coupling constant.

10. The display apparatus of claim 7 , wherein the data adjusting unit feeds the compensated grayscale data of the n-th pixel row back to the coupling capacitance calculating unit and recalculates the coupling capacitance based upon the compensated grayscale data of the n-th pixel row.

11. The display apparatus of claim 10 , wherein the inner storage unit is a line buffer, and calculating the coupling capacitance is repeated as many as the amount of line buffers.

12. The display apparatus of claim 6 , wherein pixels of the (n−1)-th pixel row are electrically connected to first sides of the data lines, and pixels of the n-th pixel row are electrically connected to second sides of the data lines, respectively.

13. The display apparatus of claim 6 , wherein the pixels comprise red pixels, green pixels, blue pixels and white pixels.

14. A method for preventing distortion of a common voltage applied to a common electrode of a liquid crystal display panel having a plurality of pixel rows, the method comprising:

determining a coupling capacitance between pixel electrodes to which grayscale data is applied and a common electrode facing the pixel electrodes, based upon grayscale data variations between the pixel electrodes of a n-th pixel row and the common electrode and between pixel electrodes of a (n−1)-th pixel row and the common electrode; and

adjusting the grayscale data to be applied to the n-th pixel row based upon the coupling capacitance, while directly outputting the grayscale data of the n-th pixel row when the coupling capacitance is not more than a reference value,

wherein adjusting the grayscale data in the n-th pixel row further comprises:

outputting adjusted data of the n-th pixel row based upon a two-dimensional look-up table to which the adjusted data of the n-th pixel row corresponding to the coupling capacitance and the grayscale data of the n-th pixel row are mapped; and

subtracting the adjusted data from the grayscale data of the n-th pixel row when the coupling capacitance has a positive polarity, and by adding the adjusted data to the grayscale data of the row when the coupling capacitance has a negative polarity,

wherein the coupling capacitance has a positive polarity when the grayscale data of the n-th pixel row is greater than the grayscale data of the (n−1)-th pixel row, and the coupling capacitance has a negative polarity when the grayscale data of the n-th pixel row is less than the grayscale data of the (n−1)-th pixel row.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029045/0860 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2011
From: CHOI, JAE-SEOK; CHOI, YONG-JUN; JUNG, WOO-JIN
To: SAMSUNG ELECTRONICS CO., LTD
Reel/Frame 026962/0480 →