IP Library Granted Patent US 8,519,747
Granted Patent B2
US 8,519,747 · App. 13/247,065 · Granted Aug 27, 2013

Driver and high voltage drive circuit including the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,519,747
App. No.
13/247,065
Granted
Aug 27, 2013
Kind
B2
Abstract

A high voltage drive circuit includes an edge detector for generating an edge detection signal by detecting edges of a first high side input signal and a first low side input signal, the edge detector providing a high side delay signal and a low side delay signal by delaying the first high side input signal and the first low side input signal, a dead time generator for generating a dead time signal indicating a preset dead time in response to the edge detection signal, and a driver comprising a drive signal generator for providing a high side output signal and a low side output signal by inserting the preset dead time based on the dead time signal into the high side delay signal and the low side delay signal.

Claims (38)

1. A high voltage drive circuit comprising:

an edge detector for generating an edge detection signal by detecting edges of a first high side input signal and a first low side input signal, the edge detector providing a high side delay signal and a low side delay signal by delaying the first high side input signal and the first low side input signal;

a dead time generator for generating a single dead time signal indicating a preset dead time in response to the edge detection signal; and

a driver comprising a drive signal generator for providing a high side output signal and a low side output signal by inserting the preset dead time based on the single dead time signal into both of the high side delay signal and the low side delay signal.

2. The high voltage drive circuit of claim 1 , wherein the dead time generator comprises:

a delay capacitor charged in response to the edge detection signal; and

a comparator for providing the dead time signal by comparing a delay voltage corresponding to an amount of electric charges charged in the delay capacitor with a reference voltage.

3. The high voltage drive circuit of claim 2 , wherein the dead time generator further comprises an external resistor electrically connected to the delay capacitor via a pad and controlling the preset dead time.

4. The high voltage drive circuit of claim 1 , wherein the drive signal generator comprises:

a first logic operator for providing the high side output signal by performing an AND operation on the high side delay input signal and the dead time signal; and

a second logic operator for providing the low side output signal by performing an AND operation on the low side delay input signal and the dead time signal.

5. The high voltage drive circuit of claim 1 , further comprising a shoot-through preventer for receiving a second high side input signal and a second low side input signal and, when the second high side input signal and the second low side input signal are simultaneously activated, deactivating the second high side input signal and the second low side input signal and providing the deactivated second high side and low side input signals as the first high side input signal and the first low side input signal, respectively.

6. The high voltage drive circuit of claim 5 , wherein the shoot-through preventer comprises:

an RS latch circuit for providing a high side latch signal and a low side latch signal by receiving the second high side input signal as a set signal and the second low side input signal as a reset signal;

a first prevention logic operator for providing the first high side input signal by performing an AND operation on the high side latch signal and the second high side input signal; and

a second prevention logic operator for providing the first low side input signal by performing an AND operation on a low side latch signal, and the second low side input signal.

7. The high voltage drive circuit of claim 6 , wherein the low side latch signal corresponds to a complementary signal of the high side latch signal.

8. The high voltage drive circuit of claim 1 , wherein the edge detector generates the edge detection signal activated for a preset edge detection time by detecting at least one of rising edges of the first high side input signal and the first low side input signal.

9. The high voltage drive circuit of claim 1 , wherein the edge detector comprises:

an input delay unit for generating the high side delay signal based on the first high side input signal and a high side intermediate input signal obtained by delaying the first high side input signal, and generating the low side delay signal based on the first low side input signal and a low side intermediate input signal obtained by delaying the first low side input signal; and

an edge detection logic operator for generating the edge detection signal based on the high side delay signal and the low side delay signal.

10. The high voltage drive circuit of claim 9 , wherein the input delay unit comprises:

at least one high side delay buffer for providing the high side intermediate input signal by delaying the first high side input signal;

at least one low side delay buffer for providing the low side intermediate input signal by delaying the first low side input signal; and

an input delay logic operation unit for providing the high side delay signal by performing an AND operation on the high side intermediate input signal and the first high side input signal, and providing the low side delay signal by performing an AND operation on the low side intermediate input signal and the first low side input signal.

11. A high voltage drive circuit comprising:

a driver for generating an edge detection signal by detecting rising edges of a first high side input signal and a first low side input signal, charging a delay capacitor in response to the edge detection signal, generating a dead time signal indicating a preset dead time by comparing a reference voltage with a delay voltage corresponding to an amount of charge in the delay capacitor, and providing a high side output signal and a low side output signal by inserting the preset dead time based on the dead time signal into the first high side and low side input signals; and

an output terminal driven by a high power voltage and providing a system output signal in response to the high side output signal and a low side output signal.

12. The high voltage drive circuit of claim 11 , wherein the output terminal comprises:

a high side output transistor connected between the high power voltage and an output end through which the system output signal is provided, and turned on in response to the high side output signal; and

a low side output transistor connected between the output end and a ground terminal and turned on in response to the low side output signal.

13. The high voltage drive circuit of claim 11 , wherein the edge detection signal is activated for a preset edge detection time and the preset edge detection time is shorter than the preset dead time.

14. The high voltage drive circuit of claim 11 , wherein the driver comprises:

an edge detector for generating the edge detection signal by detecting edges of the first high side input signal and the first low side input signal, the edge detector providing a high side delay signal and a low side delay signal by delaying the first high side input signal and the first low side input signal;

a dead time generator for generating the dead time signal in response to the edge detection signal; and

a drive signal generator for providing the high side output signal and the low side output signal by inserting the preset dead time based on the dead time signal into the high side delay signal and the low side delay signal.

15. The high voltage drive circuit of claim 14 , further comprising a shoot-through preventer for receiving a second high side input signal and a second low side input signal from the outside and, when the second high side input signal and the second low side input signal are simultaneously activated, deactivating the second high side input signal and the second low side input signal and providing the deactivated second high side and low side input signals as the first high side input signal and the first low side input signal, respectively.

16. The high voltage drive circuit of claim 11 , wherein the high power voltage is about 600 V.

Assignments (4)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 04481, FRAME 0541 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0459 →
PATENT SECURITY AGREEMENT Recorded Nov 17, 2017
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 044481/0541 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2017
From: FAIRCHILD KOREA SEMICONDUCTOR, LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 044361/0205 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2012
From: CHO, KUN-HEE; PARK, SUNG-YUN; KIM, DONG-HWAN
To: FAIRCHILD KOREA SEMICONDUCTOR LTD.
Reel/Frame 027967/0246 →