IP Library Granted Patent US 8,533,510
Granted Patent B2
US 8,533,510 · App. 13/247,217 · Granted Sep 10, 2013

Power management method for a multi-microprocessor system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,533,510
App. No.
13/247,217
Granted
Sep 10, 2013
Kind
B2
Abstract

A power management method for a multi-microprocessor system is provided. The multi-microprocessor system comprises a first microprocessor and a second microprocessor. The power management method comprises steps of receiving a power down instruction; transmitting a power down notice signal to the first microprocessor from the second microprocessor, transmitting a reply signal from the first microprocessor to the second microprocessor in response to the power down notice signal, and turning off power of the first microprocessor by the second microprocessor.

Claims (25)

1. A power management method for a multi-microprocessor system, which comprises a first microprocessor, a second microprocessor, a memory, and a clock generator, comprising the steps of:

a. receiving a power on instruction by the second microprocessor;

b. providing power to the clock generator for generating a clock signal;

c. loading a program code to be executed by the first microprocessor into the memory by the second microprocessor; and

d. after steps b and c, providing power and the clock signal to the first microprocessor, and turning on the first microprocessor by a start signal;

wherein the start signal is stored in a mailbox coupled to the first microprocessor and the second microprocessor, for communicating said control signals between the first microprocessor and the second microprocessor.

2. The power management method as claimed in claim 1 , wherein the steps b and c are controlled by the second microprocessor.

3. The power management method as claimed in claim 1 , wherein the start signal is transmitted to the first microprocessor by the second microprocessor.

4. The power management method as claimed in claim 1 , further comprising a step of:

raising an operating clock frequency of the second microprocessor from a lower operating frequency.

5. The power management method as claimed in claim 1 , wherein the multi-microprocessor further comprises a plurality of function units for performing predetermined functions, respectively, and the method further comprises a step of:

turning on the function units.

6. The power management method as claimed in claim 5 , wherein the plurality of the function units comprise a video processing unit and an audio processing unit.

7. The power management method as claimed in claim 1 , wherein the power on instruction is received from a user control device.

8. The power management method as claimed in claim 1 , wherein the first microprocessor's processing speed is higher than the second microprocessor's processing speed.

9. A multi-microprocessor system, comprising:

a plurality of function units for performing a plurality of functions;

a first microprocessor, for controlling the plurality of function units;

a second microprocessor, for controlling a power state of the first microprocessor; and

a mailbox, coupled between the first microprocessor and the second microprocessor, for storing control signals for the first microprocessor and the second microprocessor and communicating said control signals between the first microprocessor and the second microprocessor;

wherein, when receiving a power on instruction, the second microprocessor loads a program code to be executed by the first microprocessor into a memory, and then turns on the first microprocessor.

10. The multi-microprocessor system as claimed in claim 9 , further comprising:

a clock generator, for generating a clock signal for the first microprocessor;

wherein the power state of the clock generator is controlled by the second microprocessor.

11. The multi-microprocessor system as claimed in claim 9 , wherein the plurality of function units comprise a video processing unit and an audio processing unit.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 3, 2021
From: MEDIATEK INC.
To: XUESHAN TECHNOLOGIES INC.
Reel/Frame 055486/0870 →
MERGER Recorded Oct 8, 2019
From: MSTAR SEMICONDUCTOR, INC.
To: MEDIATEK INC.
Reel/Frame 050665/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2011
From: CHEN, CHIEN-LIANG; HU, CHIH HAO
To: MSTAR SEMICONDUCTOR, INC.
Reel/Frame 026982/0731 →