IP Library Granted Patent US 8,689,062
Granted Patent B2
US 8,689,062 · App. 13/251,342 · Granted Apr 1, 2014

Systems and methods for parameter selection using reliability information

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,689,062
App. No.
13/251,342
Granted
Apr 1, 2014
Kind
B2
Abstract

Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes: a data detector circuit, and a reliability monitor circuit. The data detector circuit is operable to apply a data detection algorithm to a data set to yield a detected output that includes soft data. The reliability monitor circuit is operable to determine a proxy error count based at least in part on the soft data, and to modify a parameter governing an operation of the data processing system based at least in part on the proxy error count.

Claims (64)

1. A data processing system, the data processing system comprising:

a data detector circuit operable to apply a data detection algorithm to a data set to yield a detected output, wherein the detected output includes soft data; and

a reliability monitor circuit operable to determine a proxy error count based at least in part on the soft data, and to modify a parameter governing an operation of the data processing system based at least in part on the proxy error count.

2. The data processing system of claim 1 , wherein the data detection algorithm is selected from a group consisting of: maximum a posteriori data detection algorithm and a Viterbi detection algorithm.

3. The data processing system of claim 1 , the data processing system further comprising:

a data decoder circuit operable to apply a data decode algorithm to a derivative of the detected output to yield a decoded output.

4. The data processing system of claim 3 , wherein the data decode algorithm is a low density parity check algorithm.

5. The data processing system of claim 3 , wherein the reliability monitor circuit comprises:

a comparator circuit operable to compare instances of the soft data against a threshold value; and

a counter circuit operable to increment when an instance of the soft data is less than the threshold value to yield the proxy error count.

6. The data processing system of claim 5 , wherein the threshold value is programmable.

7. The data processing system of claim 5 , wherein the reliability monitor circuit further comprises:

a parameter modification control circuit operable to:

select a first value for the parameter and to store a first instance of the proxy error count corresponding to the first value;

select a second value for the parameter and to store a second instance of the proxy error count corresponding to the second value; and

select one of the first value and the second value based at least in part on a comparison of the first instance of the proxy error count and the second instance of the proxy error count.

8. The data processing system of claim 7 , wherein selecting the second value for the parameter comprises:

determining a search direction based at least in part on the first value; and

using the search value and a step size to calculate the second value.

9. The data processing system of claim 8 , wherein the steps size is programmable.

10. The data processing system of claim 7 , wherein:

selecting the first value for the parameter includes selecting one of a number of values to be searched; and

selecting the second value for the parameter includes selecting another of the number of values to be searched.

11. The data processing circuit of claim 1 , wherein the data processing system is implemented as part of a device selected from a group consisting of: a storage device and a receiving device.

12. The data processing system of claim 1 , wherein the data processing system is implemented as part of an integrated circuit.

13. A method for data processing, the method comprising:

performing a data detection algorithm using a data detector circuit on a data set to yield a detected output, wherein the detected output includes soft data;

comparing instances of the soft data against a threshold value;

modifying a proxy error count value based at least in part on the comparison of the instances of the soft data against the threshold value; and

selecting a parameter value based at least in part on the proxy error count, wherein the parameter value governs an operation of a data processing circuit.

14. The method of claim 13 , wherein the detected output is a first detected output, wherein the soft data is a first soft data, wherein the parameter value is a first parameter value, wherein the proxy error count is a first proxy error count, wherein the data set is a first data set, and wherein the method further comprises:

performing a data detection algorithm on a second data set to yield a second detected output, wherein the second detected output includes a second soft data;

comparing instances of the second soft data against the threshold value;

modifying a second proxy error count value based at least in part on the comparison of the instances of the second soft data against the threshold value;

comparing the first proxy error count with the second proxy error count; and

wherein selecting the first parameter value is based on the comparison of the first proxy error count with the second proxy error count.

15. The method of claim 14 , wherein the first parameter value is applied to the data processing circuit while the data detector circuit applies the data detection algorithm to the first data set, and wherein the second parameter value is applied to the data processing circuit while the data detector circuit applies the data detection algorithm to the second data set.

16. The method of claim 13 , wherein the data detection algorithm is selected from a group consisting of: maximum a posteriori data detection algorithm and a Viterbi detection algorithm.

17. The method of claim 13 , wherein the data set includes a pattern of data selected from a group consisting of: a known data pattern, and an unknown data pattern.

18. A storage device, the storage device comprising:

a storage medium;

a head assembly disposed in relation to the storage medium and operable to provide a sensed signal corresponding to information on the storage medium;

a read channel circuit including:

an analog to digital converter circuit operable to sample an analog signal derived from the sensed signal to yield a series of digital samples;

an equalizer circuit operable to equalize the digital samples to yield a data set;

a data detector circuit operable to apply a data detection algorithm to the data set to yield a detected output, wherein the detected output includes soft data; and

a reliability monitor circuit operable to determine a proxy error count based at least in part on the soft data, and to modify a parameter governing an operation of the read channel circuit based at least in part on the proxy error count.

19. The storage device of claim 18 , wherein the read channel circuit further comprises:

a data decoder circuit operable to apply a data decode algorithm to a derivative of the detected output to yield a decoded output;

wherein the data detection algorithm is selected from a group consisting of: maximum a posteriori data detection algorithm and a Viterbi detection algorithm; and

wherein the data decode algorithm is a low density parity check algorithm.

20. The storage device of claim 18 , wherein the reliability monitor circuit comprises:

a comparator circuit operable to compare instances of the soft data against a threshold value;

a counter circuit operable to increment when an instance of the soft data is less than the threshold value to yield the proxy error count; and

a parameter modification control circuit operable to:

select a first value for the parameter and to store a first instance of the proxy error count corresponding to the first value;

select a second value for the parameter and to store a second instance of the proxy error count corresponding to the first value; and

select one of the first value and the second value based at least in part on a comparison of the first instance of the proxy error count and the second instance of the proxy error count.

21. The storage device of claim 20 , wherein selecting the second value for the parameter comprises:

determining a search direction based at least in part on the first value; and

using the search value and a step size to calculate the second value.

22. The storage device of claim 20 , wherein:

selecting the first value for the parameter includes selecting one of a number of values to be searched; and

selecting the second value for the parameter includes selecting another of the number of values to be searched.

Assignments (11)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 28, 2011
From: XIA, HAITAO; HALL, KENNETH M.; LANDRETH, MARK A.; YANG, SHAOHUA
To: LSI CORPORATION
Reel/Frame 027143/0689 →