IP Library Granted Patent US 8,477,613
Granted Patent B2
US 8,477,613 · App. 13/267,667 · Granted Jul 2, 2013

Method and architecture for a scalable application and security switch using multi-level load balancing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,477,613
App. No.
13/267,667
Granted
Jul 2, 2013
Kind
B2
Abstract

A switch architecture and method provides scaling through multi-level load balancing of flows across data and application processing planes. An input/output module receives a communication session flow (forward) from a client device and selects one of a plurality of data processors to process the flow. The selected data processor determines the level of processing for the forward flow and selects an application processor from a plurality of such application processors. The application processor generates a session structure identifying actions to be performed on the forward flow and transfers the session structure to the selected data processor to perform the actions on the forward flow. The application processor also predictively generates and offloads a session structure for the associated reverse flow. If the reverse session structure is offloaded to a different data processor, either the forward or reverse flow redirects packets, or is redirected, to the data processor hosting the other flow.

Claims (13)

1. An application switch comprising:

a first I/O interface coupled to a backplane, the first I/O interface configured for receiving one or more packets in a forward flow from a first client device;

a plurality of data processors, each data processor communicatively coupled to the first I/O interface via the backplane and configured for operating upon received forward flow packets;

an application processor communicatively coupled to the plurality of data processors via the backplane, the application processor configured for generating a session structure including instructions for processing received forward flow packets; and

wherein the first I/O interface is further configured for executing a data processor load balancing algorithm and selecting a target one of the plurality of data processors to process the forward flow packets, and the application processor is further configured for transferring the session structure to the selected target data processor for processing the forward flow packets and for predictively offloading processing of a reverse flow associated with the forward flow to one of the plurality of data processors.

2. The switch in accordance with claim 1 wherein the session structure comprises one or more actions to be performed on the forward flow packets.

3. The switch in accordance with claim 1 wherein the application processor is further configured for:

selecting one of the plurality of data processors to process the reverse flow in accordance with the data processor load balancing algorithm;

generating a reverse session structure for the reverse flow that identifies one or more actions to be performed on the reverse flow; and

offloading the reverse session structure to the data processor selected to process the reverse flow.

4. The switch in accordance with claim 3 wherein selecting one of the plurality of data processors to process the reverse flow is based at least in part on source/destination information related to the forward flow.

5. The switch in accordance with claim 3 wherein the application processor is further configured for redirecting the reverse flow to the selected target data processor.

6. The switch in accordance with claim 3 wherein the reverse session structure comprises a redirection session for instructing the data processor selected to process the reverse flow to redirect data packets of the reverse flow to the selected target data processor.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Oct 26, 2020
From: JEFFERIES FINANCE LLC
To: RPX CLEARINGHOUSE LLC
Reel/Frame 054305/0505 →
PATENT SECURITY AGREEMENT Recorded Oct 23, 2020
From: RPX CLEARINGHOUSE LLC; RPX CORPORATION
To: BARINGS FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 054198/0029 →
PATENT SECURITY AGREEMENT Recorded Oct 23, 2020
From: RPX CLEARINGHOUSE LLC; RPX CORPORATION
To: BARINGS FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 054244/0566 →
SECURITY INTEREST Recorded Jun 29, 2018
From: RPX CLEARINGHOUSE LLC
To: JEFFERIES FINANCE LLC
Reel/Frame 046485/0644 →
RELEASE (REEL 038041 / FRAME 0001) Recorded Jan 2, 2018
From: JPMORGAN CHASE BANK, N.A.
To: RPX CORPORATION; RPX CLEARINGHOUSE LLC
Reel/Frame 044970/0030 →
SECURITY AGREEMENT Recorded Mar 9, 2016
From: RPX CORPORATION; RPX CLEARINGHOUSE LLC
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038041/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2015
From: ROCKSTAR CONSORTIUM US LP; ROCKSTAR CONSORTIUM LLC; BOCKSTAR TECHNOLOGIES LLC; CONSTELLATION TECHNOLOGIES LLC; MOBILESTAR TECHNOLOGIES LLC; NETSTAR TECHNOLOGIES LLC
To: RPX CLEARINGHOUSE LLC
Reel/Frame 034924/0779 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2014
From: ROCKSTAR BIDCO, LP
To: ROCKSTAR CONSORTIUM US LP
Reel/Frame 032425/0867 →