IP Library Granted Patent US 8,513,724
Granted Patent B2
US 8,513,724 · App. 13/290,638 · Granted Aug 20, 2013

Semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,513,724
App. No.
13/290,638
Granted
Aug 20, 2013
Kind
B2
Abstract

A gate insulating film includes an oxygen-containing insulating film and a high dielectric constant insulating film formed on the oxygen-containing insulating film and containing a first metal. The high dielectric constant insulating film further includes a second metal different from the first metal. Part of the high dielectric constant insulating film having the maximum composition ratio of the second metal is away from an interface between the high dielectric constant insulating film and the oxygen-containing insulating film and an interface between the high dielectric constant insulating film and the gate electrode. The second metal exists also in a portion of the oxygen-containing insulating film near the interface between the high dielectric constant insulating film and the oxygen-containing insulating film.

Claims (37)

1. A semiconductor device comprising:

a first gate insulating film formed on a first region of a semiconductor substrate;

a first gate electrode formed on the first gate insulating film;

a second gate insulating film formed on a second region of the semiconductor substrate; and

a second gate electrode formed on the second gate insulating film,

wherein the first gate insulating film includes a first oxygen-containing insulating film and a first high dielectric constant insulating film formed on the first oxygen-containing insulating film and containing a first metal,

the first high dielectric constant insulating film further contains a second metal different from the first metal,

part of the first high dielectric constant insulating film having a maximum composition ratio of the second metal is away from an interface between the first high dielectric constant insulating film and the first oxygen-containing insulating film and an interface between the first high dielectric constant insulating film and the first gate electrode,

the second metal exists also in a portion of the first oxygen-containing insulating film near the interface between the first high dielectric constant insulating film and the first oxygen-containing insulating film,

the second gate insulating film includes a second oxygen-containing insulating film and a second high dielectric constant insulating film formed on the second oxygen-containing insulating film and containing the first metal,

the second high dielectric constant insulating film further contains a third metal different from the first metal and the second metal, and

part of the second high dielectric constant insulating film having a maximum composition ratio of the third metal is away from an interface between the second high dielectric constant insulating film and the second oxygen-containing insulating film and an interface between the second high dielectric constant insulating film and the second gate electrode.

2. The semiconductor device of claim 1 , wherein

the first region is an N-type FET formation region, and

the second metal is lanthanum, dysprosium, scandium, erbium, or strontium.

3. The semiconductor device of claim 1 , wherein the second metal exists also at the interface between the first high dielectric constant insulating film and the first oxygen-containing insulating film so that an electric dipole is formed at the interface to reduce threshold voltage to be applied to the first gate electrode.

4. The semiconductor device of claim 1 , wherein the first oxygen-containing insulating film is a silicon oxide film.

5. The semiconductor device of claim 1 , wherein the first high dielectric constant insulating film is any one of a hafnium oxide film, a hafnium silicon oxide film, a hafnium silicon oxynitride film, a zirconium oxide film, and a hafnium zirconium oxide film.

6. The semiconductor device of claim 1 , wherein the first gate electrode includes a first metal-containing layer contacting the first high dielectric constant insulating film.

7. The semiconductor device of claim 6 , wherein the first metal-containing layer is a titanium nitride film, a tantalum nitride film, a tantalum carbide film, a tantalum carbide nitride film, or a multilayer film of two or more of these films.

8. The semiconductor device of claim 1 , wherein

the first region is a P-type FET formation region, and

the second metal is aluminum.

9. The semiconductor device of claim 1 , wherein the third metal exists also at the interface between the second high dielectric constant insulating film and the second oxygen-containing insulating film so that an electric dipole is formed at the interface to reduce threshold voltage to be applied to the second gate electrode.

10. The semiconductor device of claim 1 , wherein the second oxygen-containing insulating film is a silicon oxide film.

11. The semiconductor device of claim 1 , wherein the second high dielectric constant insulating film is any one of a hafnium oxide film, a hafnium silicon oxide film, a hafnium silicon oxynitride film, a zirconium oxide film, and a hafnium zirconium oxide film.

12. The semiconductor device of claim 1 , wherein the second gate electrode includes a second metal-containing layer contacting the second high dielectric constant insulating film.

13. The semiconductor device of claim 12 , wherein the second metal-containing layer is a titanium nitride film, a tantalum nitride film, a tantalum carbide film, a tantalum carbide nitride film, or a multilayer film of two or more of these films.

14. The semiconductor device of claim 1 , wherein

the first metal is hafnium,

the second metal is lanthanum, dysprosium, scandium, erbium, or strontium, and

the third metal is aluminum.

15. The semiconductor device of claim 1 , wherein

the first high dielectric constant insulating film is any one of a hafnium oxide film, a hafnium silicon oxide film, a hafnium silicon oxynitride film, a zirconium oxide film, and a hafnium zirconium oxide film,

the second metal is lanthanum, dysprosium, scandium, erbium, or strontium,

the second high dielectric constant insulating film is any one of a hafnium oxide film, a hafnium silicon oxide film, a hafnium silicon oxynitride film, a zirconium oxide film, and a hafnium zirconium oxide film, and

the third metal is aluminum.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 30, 2024
From: NUVOTON TECHNOLOGY CORPORATION JAPAN
To: ADVANCED INTEGRATED CIRCUIT PROCESS LLC
Reel/Frame 068118/0314 →
CHANGE OF NAME Recorded Jun 12, 2024
From: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD.
To: NUVOTON TECHNOLOGY CORPORATION JAPAN
Reel/Frame 067711/0965 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2020
From: PANASONIC CORPORATION
To: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD.
Reel/Frame 052755/0917 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2011
From: TAKEOKA, SHINJI
To: PANASONIC CORPORATION
Reel/Frame 027413/0352 →