IP Library Granted Patent US 8,717,275
Granted Patent B2
US 8,717,275 · App. 13/299,722 · Granted May 6, 2014

Electro-optical device driver circuit, electro-optical device, and electronic apparatus with a shortened off sequence

Inventor: Junichi Masui (Fujimi-cho, JP)
Assignee: Seiko Epson Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,717,275
App. No.
13/299,722
Granted
May 6, 2014
Kind
B2
Abstract

A circuit includes a first logic circuit section that outputs a signal that could be in an active voltage level depending on a transfer-signal input from a shift register throughout a display period and outputs a signal whose voltage is constant at the active voltage level throughout an off sequence period; an enable signal output section that outputs an enable signal that is pulsed during the display period; and a second logic circuit section that outputs a signal corresponding to a logical product of the output signal of the first logic circuit section and the enable signal. The enable signal output section keeps the voltage of the enable signal constant at the active voltage level throughout the off sequence period.

Claims (11)

1. An electro-optical device driver circuit used for driving an electro-optical device including a scanning line and a data line that are formed in a pixel area over a substrate and further including a pixel so as to correspond to a intersection of the scanning line and the data line, comprising:

a shift register that outputs transfer signal;

a reset signal output section that outputs a reset signal whose voltage level is a first voltage level throughout a display period and a second voltage level throughout an off sequence period, the second voltage level being different from the first voltage level;

a first logic circuit section that receives the transfer signal and the reset signal and output a first signal, the first signal comprising an active voltage level depending on the inputted transfer signal if the reset signal is the first voltage level, the first signal is constant at the active voltage level if the reset signal is the second voltage level;

an enable signal output section that outputs an enable signal; and

a second logic circuit section that outputs a second signal corresponding to a logical product of the first signal and the enable signal,

wherein the enable signal output section outputs, as the enable signal, a pulse signal that has a predetermined pulse width that is shorter than a pulse width of the transfer signal during the display period, and

the enable signal output section keeps the voltage of the enable signal constant at an active voltage level throughout the off sequence period,

wherein the enable signal output section outputs a plurality of signals that is to be supplied through a plurality of signal lines as the enable signal; and the reset signal output section generates the reset signal by performing logical operation to find a negative logical product of the plurality, output signals supplied through the plurality of signal lines.

2. The electro-optical device that is provided with the electro-optical device driver circuit according to claim 1 .

3. An electronic apparatus that is provided with the electro-optical device according to claim 2 .

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2019
From: SEIKO EPSON CORPORATION
To: 138 EAST LCD ADVANCEMENTS LIMITED
Reel/Frame 050197/0212 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 21, 2011
From: MASUI, JUNICHI
To: SEIKO EPSON CORPORATION
Reel/Frame 027257/0218 →
Priority Claims (1)
JP 2010-261129 · Nov 24, 2010 · national
Continuity (1)
Related Publication 20120127152A1 · May 24, 2012