IP Library Granted Patent US 8,563,982
Granted Patent B2
US 8,563,982 · App. 13/311,595 · Granted Oct 22, 2013

Liquid crystal display device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,563,982
App. No.
13/311,595
Granted
Oct 22, 2013
Kind
B2
Abstract

In a liquid crystal display device that uses a top gate TFT, a contact hole is formed to connect to an image signal line. An inorganic passivation film and an organic passivation film are formed in this order so as to cover the TFT, on which a common electrode is formed. Then, an interlayer insulating film is formed on the common electrode. A through hole for gas release is formed in the interlayer insulating film. The diameter of the through hole is greater than the diameter of the contact hole, so as to be able to easily release gas from the organic passivation film, and to prevent the interlayer insulating film from peeling off.

Claims (63)

1. A liquid crystal display device comprising a pixel electrode in an area surrounded by scan lines extending in a first direction and arranged in a second direction and by image signal lines extending in the second direction and arranged in the first direction,

wherein the pixel electrode is supplied with an image signal from the image signal line through a TFT,

wherein the TFT includes a semiconductor layer having a channel portion, a drain portion formed on the side of the image signal line, and a source portion formed on the side of the pixel electrode,

wherein a gate insulating film is formed so as to cover the semiconductor layer,

wherein a gate electrode is formed on the gate insulating film above the channel portion,

wherein a first interlayer insulating film is formed so as to cover the gate electrode,

wherein the image signal line is provided on the first interlayer insulating film,

wherein an inorganic passivation film and an organic passivation film are formed in this order so as to cover the image signal line,

wherein a common electrode is formed on the organic passivation film,

wherein a second interlayer insulating film is formed on the common electrode,

wherein the pixel electrode having a slit is formed on the second interlayer insulating film,

wherein a portion of the image signal line connected to the drain portion of the TFT has a width which is greater than a width of an other portion of the image signal line,

wherein the image signal line is connected in the greater width portion to the drain portion through a contact hole,

wherein a through hole is formed in the second interlayer insulating film in the wide portion of the image signal line, and

wherein the diameter of the through hole is greater than the diameter of the contact hole.

2. The liquid crystal display device according to claim 1 ,

wherein the TFT includes a first TFT and a second TFT,

wherein the first TFT has a drain portion connected to the image signal line,

wherein the second TFT is connected to the first TFT and has a source portion connected to the pixel electrode, and

wherein the scan line also functions as the gate electrodes of the first TFT and the second TFT.

3. The liquid crystal display device according to claim 1 , wherein the through hole formed in the second interlayer insulating film is not covered by ITO.

4. A liquid crystal display device comprising a pixel electrode formed in an area surrounded by scan lines extending in a first direction and arranged in a second direction and by image signal lines extending in the second direction and arranged in the first direction,

wherein the pixel electrode is supplied with an image signal from the image signal line through a TFT,

wherein the TFT includes a semiconductor layer having a channel portion, a drain portion formed on the side of the image signal line, and a source portion formed on the side of the pixel electrode,

wherein a gate insulating film is formed so as to cover the semiconductor layer,

wherein a gate electrode is formed on the gate insulating film above the channel portion,

wherein a first interlayer insulating film is formed so as to cover the gate electrode,

wherein the image signal line is provided on the first interlayer insulating film,

wherein an inorganic passivation film and an organic passivation film are formed in this order so as to cover the image signal line,

wherein the pixel electrode is formed on the organic passivation film,

wherein a second interlayer insulating film is formed on the pixel electrode,

wherein a common electrode having a slit is formed on the second interlayer insulating film,

wherein a portion of the image signal line connected to the drain portion of the TFT has a width which is greater than a width of an other portion of the image signal line,

wherein the image signal line is connected in the greater width portion to the drain portion through a contact hole,

wherein a through hole is formed in the second interlayer insulating film in the greater width portion of the image signal line, and

wherein the diameter of the through hole is greater than the diameter of the contact hole.

5. The liquid crystal display device according to claim 4 ,

wherein the TFT includes a first TFT and a second TFT,

wherein the first TFT has a drain portion connected to the image signal line,

wherein the second TFT is connected to the first TFT and has a source portion connected to the pixel electrode, and

wherein the scan line also functions as the gate electrodes of the first TFT and the second TFT.

6. The liquid crystal display device according to claim 4 , wherein the through hole formed in the second interlayer insulating film is not covered by ITO.

7. A liquid crystal display device comprising a display area and a peripheral circuit portion,

wherein the peripheral circuit portion includes a TFT including a semiconductor layer having a channel portion, a source portion, and a drain portion,

wherein a gate insulating film is formed so as to cover the semiconductor layer,

wherein a gate electrode is formed on the gate insulating film above the channel portion,

wherein a first interlayer insulating film is formed so as to cover the gate electrode,

wherein a metal line is formed on the first interlayer insulating film,

wherein the metal line is connected to the drain portion or the source portion through a contact hole formed in the first interlayer insulating film and in the gate insulating film,

wherein an inorganic passivation film and an organic passivation film are formed so as to cover the metal line,

wherein a line of ITO is formed on the organic passivation film,

wherein a second interlayer insulting film is formed on the ITO line,

wherein a through hole is formed in the second interlayer insulating film, and

wherein the diameter of the through hole is greater than the diameter of the contact hole.

8. The liquid crystal display device according to claim 7 , wherein the through hole formed in the second interlayer insulating film is not covered by ITO.

9. A liquid crystal display device comprising a TFT substrate and a counter substrate,

wherein the TFT substrate and the counter substrate are bonded face-to-face with a liquid crystal layer formed inside,

wherein a terminal portion and an alignment mark are formed in a portion of the TFT substrate not facing the counter substrate,

wherein the alignment mark is configured such that a gate insulating film, a first interlayer insulating film, an inorganic passivation film, and an organic passivation film are laminated in this order on the TFT substrate,

wherein an electrode is formed of ITO on the organic passivation film,

wherein a second interlayer insulating film is formed on the ITO electrode, and

wherein a through hole is formed in the second interlayer insulating film in an area in which the alignment mark is formed.

10. The liquid crystal display device according to claim 9 , wherein the through hole formed in the second interlayer insulating film is not covered by ITO.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY DATA PREVIOUSLY RECORDED ON REEL 034923 FRAME 0791. ASSIGNOR(S) HEREBY CONFIRMS THE 3300, HAYANO, CHIBA-KEN, MOBARA-SHI, JAPAN 297-8622. Recorded Mar 25, 2015
From: JAPAN DISPLAY EAST INC.
To: JAPAN DISPLAY INC.
Reel/Frame 035282/0548 →
CHANGE OF NAME Recorded Feb 6, 2015
From: HITACHI DISPLAYS, LTD.
To: JAPAN DISPLAY EAST INC.
Reel/Frame 034923/0781 →
CHANGE OF NAME Recorded Feb 6, 2015
From: JAPAN DISPLAY EAST INC.
To: JAPAN DISPLAY INC.
Reel/Frame 034923/0791 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2011
From: NAKAMURA, TAKAO; ISHII, KAZUKI; MUTOU, DAISUKE; SEKI, HIDENORI
To: HITACHI DISPLAYS, LTD.
Reel/Frame 027329/0862 →