IP Library Granted Patent US 8,736,303
Granted Patent B2
US 8,736,303 · App. 13/328,385 · Granted May 27, 2014

PSOC architecture

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,736,303
App. No.
13/328,385
Granted
May 27, 2014
Kind
B2
Abstract

A circuit with a plurality of analog circuit blocks, each configured to provide at least one analog function and a programmable interconnect coupled of the analog circuit blocks and configurable to interconnect combinations of the analog circuit blocks to one another. The circuit is formed in an integrated circuit (chip) and the programmable interconnect comprises a plurality of switches coupled between the analog circuit blocks and ports that provide signal connections for the chip.

Claims (29)

1. A circuit, comprising:

a plurality of analog circuit blocks, each configured to provide at least one analog function; and

a programmable interconnect coupled to the analog circuit blocks and configurable to interconnect combinations of the analog circuit blocks to one another, wherein the circuit is formed in an integrated circuit and wherein the programmable interconnect comprises a plurality of switches coupled between the analog circuit blocks and ports that provide signal connections for the integrated circuit, wherein the plurality of switches are configured in one or more multiplexer (MUX) circuits, the MUX circuits comprising MUX inputs and MUX outputs coupled to the analog circuit blocks.

2. The circuit of claim 1 , further comprising at least one digital block comprising a plurality of digital blocks that each provides at least one digital function, and wherein the programmable interconnect is further coupled to the plurality of digital blocks and configurable to interconnect combinations of the plurality of digital blocks to one another.

3. The circuit of claim 1 , wherein the one or more MUX circuits comprise block MUX circuits coupled to the analog circuits.

4. The circuit of claim 1 , wherein the programmable interconnect is programmable to provide multiple signal paths between same analog circuit blocks.

5. The circuit of claim 1 , wherein the analog circuit blocks are selected from the group of: analog continuous time amplifiers and switched capacitor type circuits.

6. A circuit, comprising:

a programmable interconnect configurable to enable multiple signal routing between signal paths;

a plurality of analog circuit blocks formed in a same integrated circuit comprising inputs and outputs coupled to the signal paths, each analog block providing at least one analog function, wherein the programmable interconnect comprises a plurality of switches coupled between the analog circuit blocks and ports that provide signal connections for the same integrated circuit; and

an internal input/output (I/O) bus comprising bus lines coupled to the signal paths.

7. The circuit of claim 6 , wherein the programmable interconnect is configurable to connect multiple analog blocks in series with one another.

8. The circuit of claim 6 , further comprising at least one digital circuit block comprising a plurality of digital circuit blocks formed in the same integrated circuit comprising inputs and outputs coupled to the signal paths.

9. The circuit of claim 6 , wherein each analog circuit block is programmable between at least one of a plurality of different analog functions.

10. The circuit of claim 6 , wherein:

the same integrated circuit comprises at least one port as a signal connection point; and

the programmable interconnect is configurable to connect the at least one port to any of the analog circuit blocks.

11. The circuit of claim 10 , wherein the programmable interconnect is configurable to provide an analog signal input path from the at least one port to any of the analog circuit blocks.

12. The circuit of claim 10 , wherein the programmable interconnect is configurable to provide an analog signal output path from any of the analog circuit blocks to the at least one port.

13. A method, comprising:

providing a plurality of analog circuit blocks in an integrated circuit; and

providing a programmable interconnect configurable to at least enable combinations of analog circuit blocks to be interconnected to combine analog functions of the analog circuit blocks using a plurality of switches coupled between the analog circuit blocks and ports that provide signal connections for the integrated circuit, wherein the plurality of switches are configured in one or more multiplexer (MUX) circuits, the MUX circuits comprising MUX inputs and MUX outputs coupled to the analog circuit blocks.

14. The method of claim 13 , further comprising enabling any of the analog circuit blocks to be connected to at least one port that provides a signal connection point to the integrated circuit using the programmable interconnect.

15. The method of claim 13 , further comprising:

providing at least one digital circuit block in the integrated circuit; and

enabling any of the digital circuit blocks to be interconnected to combine digital functions of the digital circuit blocks using the programmable interconnect.

16. The method of claim 13 , further comprising enabling at least two analog circuit blocks to be coupled in series using the programmable interconnect.

17. The method of claim 13 , further comprising enabling any of the analog circuit blocks to be connected to the at least one digital circuit block using the programmable interconnect.

18. The method of claim 13 , further comprising providing an analog signal output path from any of the analog circuit blocks to the at least one port.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
RELEASE OF SECURITY INTEREST Recorded Dec 19, 2019
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 051334/0722 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 16, 2019
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 051293/0756 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2014
From: SNYDER, WARREN; MAR, MONTE
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 032082/0315 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 9, 2013
From: SNYDER, WARREN; MAR, MONTE
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 031167/0409 →