IP Library Granted Patent US 8,525,576
Granted Patent B2
US 8,525,576 · App. 13/337,677 · Granted Sep 3, 2013

Solid state drive and controlling method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,525,576
App. No.
13/337,677
Granted
Sep 3, 2013
Kind
B2
Abstract

A controlling method is provided for preventing a solid state drive from being operated at a high temperature. The solid state drive includes a controlling circuit, a temperature detecting circuit and a plurality of dies. The dies are divided into n groups and accessed by the controlling circuit through n IO buses. The controlling circuit is in communication with the temperature detecting circuit for detecting a temperature of the solid state drive. The controlling method includes the following steps. Firstly, a judging step is performed to judge whether the temperature of the solid state drive is higher than a predetermined temperature. If the temperature of the solid state drive is higher than the predetermined temperature, the frequencies of n clock signals in the n IO buses are decreased.

Claims (27)

1. A controlling method for a solid state drive, the solid state drive comprising a controlling circuit, a temperature detecting circuit and a plurality of dies, the dies being divided into n groups and accessed by the controlling circuit through n IO buses, the controlling circuit being in communication with the temperature detecting circuit for detecting a temperature of the solid state drive, the controlling method comprising steps of:

judging whether the temperature of the solid state drive is higher than a predetermined temperature; and

if the temperature of the solid state drive is higher than the predetermined temperature, decreasing the frequencies of n clock signals in the n IO buses.

2. The controlling method as claimed in claim 1 , wherein after the frequencies of the n clock signals in the n IO buses are decreased, the controlling method further comprises steps of:

judging whether the temperature of the solid state drive is higher than the predetermined temperature; and

if the temperature of the solid state drive is higher than the predetermined temperature, decreasing an operating frequency of the controlling circuit.

3. The controlling method as claimed in claim 1 , wherein after the frequencies of the n clock signals in the n IO buses are reduced, the controlling method further comprises steps of:

judging whether the temperature of the solid state drive is higher than the predetermined temperature; and

if the temperature of the solid state drive is higher than the predetermined temperature, generating a predetermined time delay between every two successive command cycles, wherein a single command cycle is generated when a single die is accessed by the controlling circuit.

4. A controlling method for a solid state drive, the solid state drive comprising a controlling circuit, a temperature detecting circuit and a plurality of dies, the dies being divided into n groups and accessed by the controlling circuit through n IO buses, the controlling circuit being in communication with the temperature detecting circuit for detecting a temperature of the solid state drive, the controlling method comprising steps of:

judging whether the temperature of the solid state drive is higher than a predetermined temperature; and

if the temperature of the solid state drive is higher than the predetermined temperature, decreasing an operating frequency of the controlling circuit.

5. The controlling method as claimed in claim 4 , wherein after the operating frequency of the controlling circuit is decreased, the controlling method further comprises steps of:

judging whether the temperature of the solid state drive is higher than the predetermined temperature; and

if the temperature of the solid state drive is higher than the predetermined temperature, decreasing the frequencies of n clock signals in the n IO buses.

6. The controlling method as claimed in claim 4 , wherein after the operating frequency of the controlling circuit is decreased, the controlling method further comprises steps of:

judging whether the temperature of the solid state drive is higher than the predetermined temperature; and

if the temperature of the solid state drive is higher than the predetermined temperature, generating a predetermined time delay between every two successive command cycles, wherein a single command cycle is generated when a single die is accessed by the controlling circuit.

7. A controlling method for a solid state drive, the solid state drive comprising a controlling circuit, a temperature detecting circuit and a plurality of dies, the dies being divided into n groups and accessed by the controlling circuit through n IO buses, the controlling circuit being in communication with the temperature detecting circuit for detecting a temperature of the solid state drive, the controlling method comprising steps of:

judging whether the temperature of the solid state drive is higher than a predetermined temperature; and

if the temperature of the solid state drive is higher than the predetermined temperature, generating a predetermined time delay between every two successive command cycles, wherein a single command cycle is generated when a single die is accessed by the controlling circuit.

8. The controlling method as claimed in claim 7 , wherein after the predetermined time delay between every two successive command cycles is generated, the controlling method further comprises steps of:

judging whether the temperature of the solid state drive is higher than the predetermined temperature; and

if the temperature of the solid state drive is higher than the predetermined temperature, decreasing the frequencies of n clock signals in the n IO buses.

9. The controlling method as claimed in claim 7 , wherein after the predetermined time delay between every two successive command cycles is generated, the controlling method further comprises steps of:

judging whether the temperature of the solid state drive is higher than the predetermined temperature; and

if the temperature of the solid state drive is higher than the predetermined temperature, decreasing an operating frequency of the controlling circuit.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2019
From: LITE-ON TECHNOLOGY CORPORATION
To: SOLID STATE STORAGE TECHNOLOGY CORPORATION
Reel/Frame 051213/0875 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 14, 2014
From: LITE-ON IT CORP.
To: LITE-ON TECHNOLOGY CORPORATION
Reel/Frame 032892/0554 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 27, 2011
From: TSAI, SONG-FENG; HSU, JEN-YU; LU, SHIH-CHIANG
To: LITE-ON IT CORPORATION
Reel/Frame 027447/0253 →