IP Library Granted Patent US 9,014,575
Granted Patent B2
US 9,014,575 · App. 13/345,008 · Granted Apr 21, 2015

Sampling clock synchronizing apparatus, digital coherent receiving apparatus, and sampling clock synchronizing method

Inventors: Hisao Nakashima (Kawasaki, JP); Takeshi Hoshida (Kawasaki, JP)
Assignee: Fujitsu Limited
H04L7/027H04L7/0337
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,014,575
App. No.
13/345,008
Granted
Apr 21, 2015
Kind
B2
Abstract

In a sampling clock synchronizing apparatus, an A/D converter converts an analog signal to a digital signal based on a sampling clock, and a processor compensates a band limitation due to spectral narrowing by filter characteristics of characteristics opposite to those of the spectral narrowing with respect to a signal produced from the A/D converter subjected to the spectral narrowing, and detects a phase shift in the sampling clock based on a signal after the compensation of the spectral narrowing and synchronizes sampling timing.

Claims (13)

1. A digital coherent receiving apparatus comprising:

an optical hybrid circuit which mixes a reception optical signal with local oscillation light and outputs electric field information of the reception optical signal;

an optical/electrical converter which converts the electric field information into an electrical analog signal;

an A/D converter which converts the electrical analog signal into a digital signal based on a sampling clock; and

a processor which detects a phase shift in the sampling clock and synchronizes sampling timing, performs filter control for suppressing reduction in detection sensitivity of phase shift in the sampling clock with respect to the digital signal produced from the A/D converter subjected to spectral narrowing, and performs reception data detection.

2. The digital coherent receiving apparatus according to claim 1 ,

wherein the processor performs the filter control for compensating a band limitation due to the spectral narrowing with respect to an output signal from the A/D converter by using filter characteristics of characteristics opposite to those of the spectral narrowing.

3. The digital coherent receiving apparatus according to claim 2 ,

wherein the processor detects a frequency offset between a carrier frequency of the reception optical signal and a frequency of the local oscillation light, and adaptively shifts a center frequency of the filter characteristics according to the frequency offset amount.

4. The digital coherent receiving apparatus according to claim 1 ,

wherein the processor performs the filter control by using filter characteristics for passing through only a predetermined band with respect to an output signal from the A/D converter.

5. The digital coherent receiving apparatus according to claim 4 ,

wherein the processor detects a frequency offset between a carrier frequency of the reception optical signal and a frequency of the local oscillation light, and adaptively shifts a center frequency of the filter characteristics according to the frequency offset amount.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 5, 2026
From: FUJITSU LIMITED
To: 1FINITY INC.
Reel/Frame 074197/0244 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 16, 2012
From: NAKASHIMA, HISAO; HOSHIDA, TAKESHI
To: FUJITSU LIMITED
Reel/Frame 027538/0241 →
Priority Claims (1)
JP 2011-018847 · Jan 31, 2011 · national
Continuity (1)
Related Publication 20120195602A1 · Aug 2, 2012