IP Library Patent Application 13345038
Patent Application
App. No. 13/345,038

DUAL-GATE TRANSISTORS

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
13/345,038
Abstract

A field effect transistor device comprising: a source electrode; a drain electrode; a semiconductive region comprising an organic semiconductor material and defining a channel of the device between the source electrode and the drain electrode; a first gate structure comprising a first gate electrode and a first dielectric region located between the first gate electrode and the semiconductive region; and a second gate structure comprising a second gate electrode and a second dielectric region located between the second gate electrode and the semiconductive region; whereby the conductance of the semiconductor region in the channel can be influenced by potentials applied separately or to both the first gate electrode and the second gate electrode.

Claims (11)

1 . A method of operating a field effect transistor device comprising:

a source electrode;

a drain electrode;

a semiconductive region comprising an organic semiconductor material and defining two channels of the device between the source electrode and the drain electrode;

a first gate structure comprising a first gate electrode and a first dielectric region located between the first gate electrode and the semiconductive region; and

a second gate structure comprising a second gate electrode and a second dielectric region located between the second gate electrode and the semiconductive region; and

wherein the conductance of each of the two channels in the semiconductor region can be influenced by potentials applied to both the first gate electrode and the second gate electrode,

the method comprising:

applying a fixed potential to one of the first gate electrode and the second gate electrode to tune a transconductance of the field effect transistor device.

2 . The method according to claim 1 , wherein the semiconductive region between the first and second gate structures does not include a carrier generating electrode.

3 . The method according to claim 1 , further comprising applying a fixed potential to one of the first and second gate electrodes while varying a potential applied to the other of the first and second gate electrodes.

Assignments (1)
LICENSE Recorded Oct 21, 2015
From: CAMBRIDGE ENTERPRISE LIMITED
To: PLASTIC LOGIC LIMITED
Reel/Frame 036912/0416 →