IP Library Patent Application 13351117
Patent Application
App. No. 13/351,117

ELECTRO-MAGNETIC INTERFERENCE REDUCTION CIRCUIT FOR POWER CONVERTERS AND METHOD FOR THE SAME

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
13/351,117
Abstract

The present invention provides a circuit of reducing electro-magnetic interference for a power converter. The circuit includes an oscillator, a current generation circuit, a feedback circuit and a ramping generator. The oscillator has a first terminal for receiving a first jittering current and a second terminal for feeding a second jittering current. The first jittering current and the second jittering current are correlated with a line signal obtained from an input of the power converter to vary a frequency of the oscillator. The first jittering current and the second jittering current are unequal. As the first jittering current is set greater than the second jittering current, the frequency of the switching signal increases whenever the line signal is increasing. As the first jittering current is set lower than the second jittering current, the frequency of the switching signal decreases whenever the line signal is increasing.

Claims (21)

1 . A circuit of reducing electro-magnetic interference for a power converter, comprising:

an oscillator having a first terminal for receiving a first jittering current and a second terminal for feeding a second jittering current, wherein said first jittering current and said second jittering current are correlated with a line signal obtained from an input of said power converter to vary a frequency of said oscillator; and

a current generation circuit generating said first jittering current and said second jittering current in response to said line signal.

2 . The circuit as claimed in claim 1 further comprising a feedback circuit, wherein said feedback circuit receives a feedback signal from an output of said power converter, and said feedback circuit generates an error signal.

3 . The circuit as claimed in claim 2 further comprising a ramping generator, wherein said ramping generator generates a ramping signal to be compared with said error signal to disable a switching signal of said circuit.

4 . The circuit as claimed in claim 3 , wherein said ramping generator receives said switching signal to generate said ramping signal.

5 . The circuit as claimed in claim 3 , wherein as said first jittering current is set greater than said second jittering current, a frequency of said switching signal increases whenever said line signal is increasing.

6 . The circuit as claimed in claim 3 , wherein as said first jittering current is set lower than said second jittering current, a frequency of said switching signal decreases whenever said line signal is increasing.

7 . The circuit as claimed in claim 1 , wherein said first jittering current and said second jittering current are unequal.

8 . A method of reducing electro-magnetic interference for a power converter, comprising the steps of:

generating a first jittering current in response to an line signal obtained from an input of said power converter with a first ratio;

generating a second jittering current in response to said line signal obtained from said input of said power converter with a second ratio; and

providing said first jittering current and said second jittering current to an oscillator of said power converter, wherein said oscillator determines a frequency of a switching signal for said power converter according to said first jittering current and said second jittering current.

9 . The method as claimed in claim 8 , wherein two jittering modes are selectable by determining said first ratio and said second ratio for spreading a frequency spectrum of a frequency of said switching signal.

10 . The method as claimed in claim 8 further comprising:

receiving a feedback signal from an output of said power converter to generate an error signal; and

comparing a ramping signal from a ramping generator with said error signal to disable said switching signal.

11 . The method as claimed in claim 10 further comprising:

receiving a pulse signal to enable said switching signal, wherein said pulse signal is generated from said oscillator.

12 . The method as claimed in claim 10 , wherein said ramping signal is generated in response to said switching signal.

13 . The method as claimed in claim 8 , wherein said first ratio and said second ratio are unequal.

Assignments (2)
CHANGE OF NAME Recorded May 3, 2016
From: SYSTEM GENERAL CORPORATION
To: FAIRCHILD (TAIWAN) CORPORATION
Reel/Frame 038599/0078 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 16, 2012
From: CHIANG, TING-TA
To: SYSTEM GENERAL CORPORATION
Reel/Frame 027538/0445 →