IP Library Granted Patent US 8,659,356
Granted Patent B2
US 8,659,356 · App. 13/351,999 · Granted Feb 25, 2014

Power supply circuit of power amplifier, and terminal

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,659,356
App. No.
13/351,999
Granted
Feb 25, 2014
Kind
B2
Abstract

Embodiments of the present invention a power supply circuit of a power amplifier and a terminal, relating to the communication field. The power supply circuit of the power amplifier includes a direct current/direct current converter chip, where the direct current/direct current converter chip includes an input pin, an inductance pin, and a feedback pin, and the input pin is connected to a power supply and the inductance pin is connected to a voltage input end of the power amplifier through an LC storage circuit. A control circuit is connected between the voltage input end of the power amplifier and the feedback pin; the control circuit includes a control voltage, where the control voltage adjusts the voltage at the voltage input end of the power amplifier through the control circuit and the control voltage is variable.

Claims (43)

1. A power supply circuit of a power amplifier, comprising a direct current/direct current converter chip, wherein the direct current/direct current converter chip comprises an input pin, an inductance pin, and a feedback pin, and the input pin is configured to connect to a power supply and the inductance pin is connected to a voltage input end of the power amplifier through an LC storage circuit, wherein a control circuit is connected between the voltage input end of the power amplifier and the feedback pin; and

the control circuit comprises a control voltage, wherein the control voltage adjusts, through the control circuit, the voltage at the voltage input end of the power amplifier, and wherein the control voltage is variable according to a calculated value of at least one of a power rating of the power amplifier PA and working frequency point of the power amplifier, wherein a corresponding relationship exists between the control voltage, the power rating of the power amplifier PA and working frequency point of the power amplifier.

2. The power supply circuit of the power amplifier according to claim 1 , wherein the control circuit comprises a differential amplifier circuit, and the differential amplifier circuit comprises an operational amplifier;

a non-inverting input end of the operational amplifier is connected to the voltage input end of the power amplifier through a first resistor, and the non-inverting input end is grounded through a second resistor; and

the control voltage is applied to an inverting input end of the operational amplifier through a third resistor, and the inverting input end is connected to an output end of the operational amplifier through a fourth resistor, which forms a feedback loop; and

the output end of the operational amplifier is connected to the feedback pin of the direct current/direct current converter chip.

3. The power supply circuit of the power amplifier according to claim 2 , wherein the output end of the operational amplifier is connected to the feedback pin of the direct current/direct current converter chip through a resistor, and the feedback pin is grounded through a resistor.

4. The power supply circuit of the power amplifier according to claim 2 , wherein resistance of the first resistor is equal to that of the third resistor, and resistance of the second resistor is equal to that of the fourth resistor.

5. A power supply circuit of a power amplifier, comprising a direct current/direct current converter chip, wherein the direct current/direct current converter chip comprises an input pin, an inductance pin, and a feedback pin, and the input pin is configured to connect to a power supply and the inductance pin is connected to a voltage input end of the power amplifier through an LC storage circuit, wherein a control circuit is connected between the voltage input end of the power amplifier and the feedback pin; and

the control circuit comprises a control voltage, wherein the control voltage adjusts, through the control circuit, the voltage at the voltage input end of the power amplifier, and wherein the control voltage is variable, wherein the control circuit comprises a p-channel metal oxide semiconductor field effect transistor; wherein:

a source electrode of the p-channel metal oxide semiconductor field effect transistor is connected to the voltage input end of the power amplifier;

a drain electrode of the p-channel metal oxide semiconductor field effect transistor is connected to the feedback pin of the direct current/direct current converter chip and the drain electrode of the p-channel metal oxide semiconductor field effect transistor is grounded through a resistor; and

the control voltage is applied to a grid electrode of the p-channel metal oxide semiconductor field effect transistor.

6. The power supply circuit of the power amplifier according to claim 5 , wherein the source electrode of the p-channel metal oxide semiconductor field effect transistor is connected to the voltage input end of the power amplifier through a resistor, and the voltage input end is connected to the feedback pin of the direct current/direct current converter chip through a resistor.

7. The power supply circuit of the power amplifier according to claim 1 , wherein the control circuit comprises an n-channel metal oxide semiconductor field effect transistor; wherein:

a source electrode of the n-channel metal oxide semiconductor field effect transistor is grounded;

a drain electrode of the n-channel metal oxide semiconductor field effect transistor is connected to the feedback pin of the direct current/direct current converter chip;

the control voltage is applied to a grid electrode of the ne-channel metal oxide semiconductor field effect transistor; and

the voltage input end of the power amplifier is connected to the feedback pin of the direct current/direct current converter chip through a resistor.

8. The power supply circuit of the power amplifier according to claim 7 , wherein the drain electrode of the n-channel metal oxide semiconductor field effect transistor is connected to the feedback pin of the direct current/direct current converter chip through a resistor, and the feedback pin is grounded through a resistor.

9. The power supply circuit of the power amplifier according to claim 1 , wherein the LC storage circuit comprises an inductance and a capacitor; and

the inductance is connected to the inductance pin of the direct current/direct current converter chip and the voltage input end of the power amplifier, and the voltage input end of the power amplifier is grounded through the capacitor.

10. A terminal, comprising a baseband processing unit, a power supply circuit of the power amplifier and a power amplifier, wherein the power supply circuit of the power amplifier comprises a direct current/direct current converter chip, wherein the direct current/direct current converter chip comprises an input pin, an inductance pin, and a feedback pin, and the input pin is configured to connect to a power supply and the inductance pin is connected to a voltage input end of the power amplifier through an LC storage circuit, wherein a control circuit is connected between the voltage input end of the power amplifier and the feedback pin, and the control circuit comprises a control voltage; and wherein:

the baseband processing unit is configured to adjust the control voltage, and

control circuit is configured to calculate value for at least one of the power rating and working frequency point of the power amplifier, wherein a corresponding relationship exists between the control voltage, a power rating of the power amplifier PA and working frequency point of the power amplifier, and adjust the voltage at the voltage input end of the power amplifier according to the calculated value.

11. The terminal according to claim 10 , wherein the baseband processing unit comprises a baseband processor chip and a digital-to-analog converter, and the adjusting the control voltage by the baseband processing unit is specifically that the baseband processor chip adjusts the control voltage through the digital-to-analog converter; or

the baseband processing unit comprises a baseband processor chip and a power management integrated circuit, and the adjusting the control voltage by the baseband processing unit is specifically that the baseband processor chip adjusts the control voltage through a low dropout linear regulator of the power management integrated circuit.

12. The terminal according to claim 10 , wherein the control circuit comprises a differential amplifier circuit, and the differential amplifier circuit comprises an operational amplifier; and

a non-inverting input end of the operational amplifier is connected to the voltage input end of the power amplifier through a first resistor, and the non-inverting input end is grounded through a second resistor;

the control voltage is applied to an inverting input end of the operational amplifier through a third resistor, and the inverting input end is connected to an output end of the operational amplifier through a fourth resistor, which forms a feedback loop; and

the output end of the operational amplifier is connected to the feedback pin of the direct current/direct current converter chip.

13. The terminal according to claim 12 , wherein the output end of the operational amplifier is connected to the feedback pin of the direct current/direct current converter chip through a resistor, and the feedback pin is grounded through a resistor.

14. The terminal according to claim 10 , wherein the control circuit comprises a p-channel metal oxide semiconductor field effect transistor; wherein:

a source electrode of the p-channel metal oxide semiconductor field effect transistor is connected to the voltage input end of the power amplifier;

a drain electrode of the p-channel metal oxide semiconductor field effect transistor is connected to the feedback pin of the direct current/direct current converter chip and the drain electrode of the p-channel metal oxide semiconductor field effect transistor is grounded through a resistor; and

the control voltage is applied to a grid electrode of the p-channel metal oxide semiconductor field effect transistor.

15. The terminal according to claim 14 , wherein the source of the p-channel metal oxide semiconductor field effect transistor is connected to the voltage input end of the power amplifier through a resistor, and the voltage input end is connected to the feedback pin of the direct current/direct current converter chip through a resistor.

16. The terminal according to claim 10 , wherein the control circuit comprises an n-channel metal oxide semiconductor field effect transistor; wherein:

a source electrode of the n-channel metal oxide semiconductor field effect transistor is grounded;

a drain electrode of the n-channel metal oxide semiconductor field effect transistor is connected to the feedback pin of the direct current/direct current converter chip;

the control voltage is applied to a grid electrode of the n-channel metal oxide semiconductor field effect transistor; and

the voltage input end of the power amplifier is connected to the feedback pin of the direct current/direct current converter chip through a resistor.

17. The terminal according to claim 16 , wherein the drain electrode of the n-channel metal oxide semiconductor field effect transistor is connected to the feedback pin of the direct current/direct current converter chip through a resistor, and the feedback pin is grounded through a resistor.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2018
From: HUAWEI DEVICE (SHENZHEN) CO., LTD.
To: HUAWEI DEVICE CO., LTD.
Reel/Frame 047603/0039 →
CHANGE OF NAME Recorded Jun 12, 2018
From: HUAWEI DEVICE CO.,LTD.
To: HUAWEI DEVICE (SHENZHEN) CO., LTD.
Reel/Frame 046340/0590 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2012
From: QIAN, ZEXU
To: HUAWEI DEVICE CO., LTD.
Reel/Frame 027703/0741 →