IP Library Granted Patent US 8,630,286
Granted Patent B2
US 8,630,286 · App. 13/366,292 · Granted Jan 14, 2014

System and method for improving multicast performance in banked shared memory architectures

Inventor: Brad Matthews (San Jose, CA)
Assignee: Broadcom Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,630,286
App. No.
13/366,292
Granted
Jan 14, 2014
Kind
B2
Abstract

A system and method for improving multicast performance in banked shared memory architectures. Temporal localities created by multicast packets in a shared memory bank are addressed through caching. In one embodiment, multicast packets are stored in a cache memory that is associated with a bank of shared memory. In another embodiment, read requests for multicast packets are stored in a read request cache, wherein additional read requests are accumulated prior to an actual read event.

Claims (20)

1. A switch, comprising:

a plurality of ingress ports, said plurality of ingress ports receiving traffic from a corresponding first plurality of network devices that are coupled to said plurality of ingress ports via a respective first plurality of network communication cables;

a plurality of egress ports, said plurality of egress ports transmitting traffic to a corresponding second plurality of network devices that are coupled to said plurality of egress ports via a respective second plurality of network communication cables; and

a plurality of shared memory banks that couple said plurality of ingress ports to said plurality of egress ports, each of said plurality of shared memory banks having a main memory, wherein cache memory associated with a first of said plurality of shared memory banks is used to store multicast traffic, thereby enabling a read of unicast traffic stored in a main memory of said first of said plurality of shared memory banks in parallel with a read of multicast traffic stored in said cache memory associated with said first of said plurality of shared memory banks.

2. The switch of claim 1 , wherein each of said plurality of shared memory banks have a cache memory for storage of multicast traffic.

3. The switch of claim 1 , wherein said cache memory is associated with a group of shared memory banks.

4. A multicast traffic read method in a switch, comprising:

receiving a read request for a multicast traffic packet that is stored in an identified one of a plurality of shared memory banks that couple a plurality of ingress ports and a plurality of egress ports in said switch;

determining whether said requested multicast traffic packet is stored in a cache memory that is associated with said identified one of said plurality of shared memory banks;

reading said requested multicast traffic packet from said cache memory if it is determined that said requested multicast traffic packet is stored in said cache memory that is associated with said identified one of said plurality of shared memory banks; and

if it is determined that said requested multicast traffic packet is not stored in said cache memory that is associated with said identified one of said plurality of shared memory banks, then reading said requested multicast traffic packet from a main memory of said identified one of said plurality of shared memory banks.

5. The method of claim 4 , wherein said determining comprises determining whether said requested multicast traffic packet is stored in a cache memory contained within said identified one of said plurality of shared memory banks.

6. The method of claim 5 , wherein said determining comprises determining whether said requested multicast traffic packet is stored in a cache memory that is associated with a plurality of shared memory banks that include said identified one of said plurality of shared memory banks.

7. The method of claim 5 , further comprising reading a requested unicast traffic packet from a main memory of said identified one of said plurality of shared memory banks at the same time that said requested multicast traffic packet is read from said cache memory.

8. A multicast traffic read method in a switch, comprising:

receiving a read request for a multicast traffic packet that is stored in an identified one of a plurality of shared memory banks that couple a plurality of ingress ports and a plurality of egress ports in said switch;

storing said read request for said multicast traffic packet in a request cache;

counting additional read requests for said multicast traffic packet prior to a read event of said multicast traffic packet; and

transferring said multicast traffic packet obtained through said read event to a plurality of egress ports that are represented by said additional read requests.

9. The method of claim 8 , further comprising passing an identification of an egress port to a control element that controls said transferring.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2012
From: MATTHEWS, BRAD
To: BROADCOM CORPORATION
Reel/Frame 027653/0542 →
Continuity (2)
Provisional Application 61541612 · Sep 30, 2011
Related Publication 20130083796A1 · Apr 4, 2013