IP Library Granted Patent US 8,748,941
Granted Patent B2
US 8,748,941 · App. 13/372,065 · Granted Jun 10, 2014

Nitride semiconductor device having reduced interface leakage currents

Inventors: Daisuke Shibata (Toyama, JP); Masahiro Hikita (Toyama, JP); Hidetoshi Ishida (Osaka, JP); Tetsuzo Ueda (Osaka, JP)
Assignee: Panasonic Corporation
H01L29/2003H01L29/42316H01L29/872H01L29/7787H01L29/41766H01L29/0657H01L29/0619
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,748,941
App. No.
13/372,065
Granted
Jun 10, 2014
Kind
B2
Abstract

A nitride semiconductor device includes a semiconductor multilayer formed on a substrate, a first ohmic electrode and a Schottky electrode spaced apart from each other on the semiconductor multilayer; and a passivation film covering a top of the semiconductor multilayer. The semiconductor multilayer 102 includes a first nitride semiconductor layer, a second nitride semiconductor layer, and a p-type third nitride semiconductor layer 124 sequentially formed on the substrate. The third nitride semiconductor layer contains p-type impurities, and is selectively formed between the first ohmic electrode and the Schottky electrode in contact with the Schottky electrode.

Claims (26)

1. A nitride semiconductor device comprising:

a semiconductor multilayer including:

at least one first nitride semiconductor layer formed on a substrate,

at least one second nitride semiconductor layer formed on the first nitride semiconductor layer, and having a wider bandgap than the first nitride semiconductor layer, and

a p-type third nitride semiconductor layer selectively formed on the second nitride semiconductor layer;

a first ohmic electrode and a Schottky electrode spaced apart from each other on the semiconductor multilayer; and

a passivation film covering a top of the semiconductor multilayer, wherein

the p-type third nitride semiconductor layer is formed between the first ohmic electrode and the Schottky electrode in contact with the second nitride semiconductor layer and the Schottky electrode,

the first ohmic electrode is a cathode electrode,

the Schottky electrode is an anode electrode, and

a bottom end of the anode electrode is lower than an interface between the first nitride semiconductor layer and the second nitride semiconductor layer.

2. The nitride semiconductor device of claim 1 , wherein the Schottky electrode is in contact with at least part of an upper surface of the third nitride semiconductor layer.

3. The nitride semiconductor device of claim 1 , wherein

the second nitride semiconductor layer includes a raised portion with a greater thickness than the other portions of the second nitride semiconductor layer, and

the third nitride semiconductor layer is formed on the raised portion.

4. The nitride semiconductor device of claim 1 , further comprising:

multiple ones of the at least one first nitride semiconductor layer; and

multiple ones of the at least one second nitride semiconductor layer, wherein

the first nitride semiconductor layers and the second nitride semiconductor layers are alternately formed.

5. The nitride semiconductor device of claim 4 , wherein a bottom end of the anode electrode is lower than an interface between a lowermost one of the first nitride semiconductor layers and a lowermost one of the second nitride semiconductor layers.

6. The nitride semiconductor device of claim 1 , wherein

the anode electrode includes a plurality of anode fingers connected in parallel to each other,

the cathode electrode includes a plurality of cathode fingers connected in parallel to each other, and

the anode fingers and the cathode fingers are alternately formed.

7. The nitride semiconductor device of claim 6 , wherein the third nitride semiconductor layer surrounds each of the plurality of anode fingers.

8. The nitride semiconductor device of claim 7 , wherein the third nitride semiconductor layer discontinuously surrounds each of the plurality of anode fingers.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 12, 2012
From: SHIBATA, DAISUKE; HIKITA, MASAHIRO; ISHIDA, HIDETOSHI; UEDA, TETSUZO
To: PANASONIC CORPORATION
Reel/Frame 027840/0028 →
Priority Claims (1)
JP 2009-203978 · Sep 3, 2009 · national
Continuity (2)
Continuation PCTJP2010002981 · Apr 26, 2010
Related Publication 20120146093A1 · Jun 14, 2012