IP Library Granted Patent US 8,904,202
Granted Patent B2
US 8,904,202 · App. 13/391,041 · Granted Dec 2, 2014

Selective configuration of a node of an electronic circuit component

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,904,202
App. No.
13/391,041
Granted
Dec 2, 2014
Kind
B2
Abstract

A component of an electronic circuit, the component comprising: a node (REG_ENB; DO) selectively configurable as an output node for providing an output signal to an external component or as an input node for providing an input signal to an internal component; a capacitor (C) selectively coupled to the node (REG_ENB; DO) to influence the time for the node (REG_ENB; DO) to transition between a low state and a high state; and a timer for measuring the time for the node to transition between a low state and a high state to provide a first information input signal, the state of the first information signal depending on the time for the node to transition between the low state and the high state and being indicative of a first information. A method of node management is also described.

Claims (35)

1. A component of an electronic circuit, the component comprising:

a node selectively configurable as an output node for providing an output signal to an external component or as an input node for providing an input signal to an internal component;

a capacitor selectively couplable to the node to influence the time for the node to transition between a low state and a high state; and

a timer for measuring the time for the node to transition between a low state and a high state to provide a first information input signal, the state of the first information signal depending on the time for the node to transition between the low state and the high state and being indicative of a first information;

a first input node and a second input node,

wherein receiving a write command at the node enables a test mode operation of the circuit component, and, during the test mode operation, the first input node is operable as a serial input, the second input node is operable as a capture node, and the node functions as a test mode serial output node.

2. The circuit component according to claim 1 further comprising:

a driver to drive the node when it is in a static high state to a low state, or when it is in a static low state to a high state thereby providing a second information input signal indicative of a second information.

3. The circuit component according to claim 1 wherein the first information input signal is indicative of a mode of operation to be selected or a configuration of the circuit component and wherein the second information is indicative of the other of a mode of operation to be selected or a configuration command.

4. The circuit component according to claim 1 wherein the circuit component comprises:

a power sequencer unit and the node is a regulator enable output node.

5. The circuit component according to claim 1 further comprising:

a switch arrangement to selectively couple the node to a high power line or a low power line.

6. A wireless communication device including a component according to claim 1 .

7. A method of managing a node of a component of an electronic circuit that also has a first input node and a second input node, the method comprising:

selectively coupling a capacitor to the node to influence the time for the node to transition between a low state and a high state;

measuring the time for the node to transition between a low state and a high state to provide a first information input signal, the state of the first information input signal depending on the time for the node to transition between the low state and the high state and providing a first information;

configuring the first input node to receive a serial input and the second input node as a capture node for a test mode operation; and

receiving a write command at the node that enables the test mode operation, wherein the node functions as a test mode serial output node during the test mode operation.

8. The method according to claim 7 further comprising:

driving the node when it is in a static high state to a low state, or driving the node when it is in a static low state to a high state thereby providing a second information input signal indicative of a second information.

9. The method according to claim 7 wherein

the first information input signal is indicative of a mode of operation to be selected or a configuration of the component and wherein the second information is indicative of the other of a mode of operation to be selected or a configuration of the component.

10. The method according to claim 7 wherein the circuit component comprises:

a power sequencer unit and the node is a regulator enable output node.

11. A non-transitory computer readable medium storing computer interpretable instructions for managing a node of a component of an electronic circuit that also has a first input node and a second input node, the instructions comprising:

a first set of instructions adapted to selectively couple a capacitor to the node to influence the time for the node to transition between a low state and a high state;

a second set of instructions adapted to measure the time for the node to transition between a low state and a high state to provide a first information input signal, the state of the first information input signal depending on the time for the node to transition between the low state and the high state and providing a first information; and

an additional set of instructions adapted to enable a test mode operation upon receiving a write command, and to configure the node to function as a test mode serial output node, the first input node to receive a serial input and the second input node to operate as a capture node during the test mode operation.

12. The non-transitory computer readable medium storing computer interpretable instructions according to claim 11 further comprising:

a third set of instructions adapted to drive the node when it is in a static high state to a low state, or driving the node when it is in a static low state to a high state thereby providing a second information input signal indicative of a second information.

13. The non-transitory computer readable medium storing computer interpretable instructions according to claim 11 wherein

the first information input signal is indicative of a mode of operation to be selected or a configuration of the component and wherein the second information is indicative of the other of a mode of operation to be selected or a configuration of the component.

14. The non-transitory computer readable medium storing computer interpretable instructions according to claim 11 wherein the circuit component comprises:

a power sequencer unit and the node is a regulator enable output node.

Assignments (3)
STATUS CHANGE-ENTITY IN LIQUIDATION Recorded Feb 2, 2016
From: ST-ERICSSON SA
To: ST-ERICSSON SA, EN LIQUIDATION
Reel/Frame 037739/0493 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2016
From: ST-ERICSSON (FRANCE) SAS
To: ST-ERICSSON SA
Reel/Frame 037634/0100 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2014
From: CIMAZ, LIONEL
To: ST-ERICSSON SA; ST-ERICSSON (FRANCE) SAS
Reel/Frame 033599/0878 →