IP Library Granted Patent US 8,362,820
Granted Patent B2
US 8,362,820 · App. 13/397,742 · Granted Jan 29, 2013

Semiconductor integrated circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,362,820
App. No.
13/397,742
Granted
Jan 29, 2013
Kind
B2
Abstract

A semiconductor integrated circuit includes a mixer circuit unit having a first single gate mixer configured to receive a first input signal having a first frequency and a second input signal having a second frequency as inputs, a second single gate mixer configured to receive the first input signal and a third input signal of a phase inverted from a phase of the second input signal as inputs, a third single gate mixer configured to receive a fourth input signal of a phase inverted from the phase of the first input signal and the second input signal as inputs, and a fourth single gate mixer configured to receive the third and the fourth input signals as inputs; and a ½-frequency divider unit configured to receive output signals from the first to the fourth single gate mixers as inputs and output a desired signal.

Claims (7)

1. A semiconductor integrated circuit configured to obtain, from a signal with a predetermined frequency generated by an oscillator, a signal with a desired frequency different from the predetermined frequency, the semiconductor integrated circuit comprising:

a voltage-controlled oscillator configured to generate the signal with the predetermined frequency;

a first ½-frequency divider circuit configured to input the signal with the predetermined frequency from the voltage-controlled oscillator, to carry out ½ division on the signal, and output a first signal and a second signal which are phase orthogonalized to each other;

a second ½-frequency divider circuit configured to input one of the first signal and second signal which are phase orthogonalized to each other and outputted from the first ½-frequency divider circuit, to further carry out ½ frequency division on the signal, and output a third signal and fourth signal which are phase orthogonalized to each other;

a mixer circuit unit configured to input and mix the first and second signals and the third and fourth signals to generate a signal with a frequency twice as high as the desired frequency, and output the signal from a predetermined output channel; and

a ½-frequency divider unit including an input channel directly connected to the predetermined output channel of the mixer circuit unit and configured to input the signal with the frequency twice as high as the desired frequency from the mixer circuit unit through the input channel, and carry out ½-frequency division on the signal to output the signal with the desired frequency, wherein

a bias current flows on the predetermined output channel between the ½-frequency divider unit and the mixer circuit unit.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 16, 2012
From: DEGUCHI, JUN; MIYASHITA, DAISUKE
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 027714/0371 →