IP Library › Patent Application 13401661
Patent Application Utility
App. No. 13/401,661 · Confirmation No. 4829

Buffering Systems For Accessing Multiple Layers Of Memory In Integrated Circuits

Inventor: ROBERT NORMAN
Abandoned -- Failure to Respond to an Office Action View Publication ↗
⬇ PDF
 Code Description Pages PDF
2013-04-29 ABN Abandonment 2 View
2012-09-26 CTNF Non-Final Rejection 6 View
2012-09-26 892 List of references cited by examiner 1 View
2012-09-26 FWCLM Index of Claims 1 View
2012-09-26 SRNT Examiner's search strategy and results 1 View
2012-09-26 SRFW Search information including classification, databases and other search related notes 1 View
2012-06-14 NTC.PUB Notice of Publication 1 View
2012-06-12 N570 Communication - Re: Power of Attorney (PTOL-308) 1 View
2012-05-30 PA.. Power of Attorney 1 View
2012-05-30 TRAN.LET Transmittal Letter 2 View
2012-03-08 APP.FILE.REC Filing Receipt 3 View
2012-03-08 WFEE Fee Worksheet (SB06) 1 View
2012-02-21 DRW Drawings-only black and white line drawings 9 View
2012-02-21 OATH Oath or Declaration filed 1 View
2012-02-21 ADS Application Data Sheet 5 View
2012-02-21 WFEE Fee Worksheet (SB06) 2 View
2012-02-21 N417 Electronic Filing System Acknowledgment Receipt 3 View
2012-02-21 SPEC Specification 26 View
2012-02-21 CLM Claims 4 View
2012-02-21 ABST Abstract 1 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
13/401,661
Filed
2012-02-21
Pub. No.
US20120147678A1
Examiner
HOANG, HUAN
Art Unit
2827