IP Library Granted Patent US 8,830,370
Granted Patent B2
US 8,830,370 · App. 13/403,033 · Granted Sep 9, 2014

Image processing device and image processing method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,830,370
App. No.
13/403,033
Granted
Sep 9, 2014
Kind
B2
Abstract

An image processing device includes: a first storage unit storing electric charges outputted from a photodiode; a reset unit resetting a voltage stored in the first storage unit; a transfer unit transferring electric charges outputted from the photodiode to the first storage unit; a switching unit switching a DC voltage supplied from a supply line of a pixel power source; an output unit outputting the voltage stored in the first storage unit to a signal output line; a second storage unit storing the DC voltage supplied through the switching unit; and a drive unit driving the output unit by receiving the DC voltage stored by the second storage unit as a power source.

Claims (30)

1. An image processing device comprising:

a first storage unit storing electric charges outputted from a photodiode;

a reset unit resetting a voltage stored in the first storage unit;

a transfer unit transferring electric charges outputted from the photodiode to the first storage unit;

a switching unit switching a DC voltage supplied from a supply line of a pixel power source;

an output unit outputting the voltage stored in the first storage unit to a signal output line;

a second storage unit storing the DC voltage supplied through the switching unit; and

a drive unit driving the output unit by receiving the DC voltage stored by the second storage unit as a power source.

2. The image processing device according to claim 1 ,

wherein the switching unit is turned off before the reset is performed by the reset unit in a state of storing the DC voltage supplied from the supply line of the pixel power source and is turned on after the output of the voltage stored by the first storage unit to the signal output line is completed by the output unit.

3. An image processing method comprising:

storing, by a first storage unit, electric charges outputted from a photodiode;

resetting, by a reset unit a voltage stored in the first storage unit;

transferring, by a transfer unit, electric charges outputted from the photodiode to the first storage unit;

switching, by a switching unit, a DC voltage supplied from a supply line of a pixel power source;

outputting, by an output unit, the voltage stored in the first storage unit to a signal output line;

storing, by a second storage unit, the DC voltage supplied through the switching unit; and

driving, by a drive unit, the output unit by receiving the DC voltage stored by the second storage unit as a power source.

4. An image processing device according to claim 1 , wherein the second storage unit is configured to have a capacitance to store power as the power supply for driving the drive unit when the switching unit disconnects the second storage unit from the DC voltage supplied from the supply line.

5. An image processing device according to claim 1 , wherein the second storage unit has a first terminal and a second terminal, the first terminal being connected to the switching unit and the drive unit, the second terminal being separate from the drive unit.

6. An image processing device according to claim 5 , wherein the second storage unit is configured to have a capacitance to store power as the power supply for driving the drive unit when the switching unit disconnects the second storage unit from the DC voltage supplied from the supply line.

7. A CMOS image sensor comprising the image processing device according to claim 1 .

8. The CMOS image sensor according to claim 7 , wherein the switching unit is turned off before the reset is performed by the reset unit in a state of storing the DC voltage supplied from the supply line of the pixel power source and is turned on after the output of the voltage stored by the first storage unit to the signal output line is completed by the output unit.

9. The CMOS image sensor according to claim 7 , wherein the second storage unit is configured to have a capacitance to store power as the power supply for driving the drive unit when the switching unit disconnects the second storage unit from the DC voltage supplied from the supply line.

10. The CMOS image sensor according to claim 7 , wherein the second storage unit has a first terminal and a second terminal, the first terminal being connected to the switching unit and the drive unit, the second terminal being separate from the drive unit.

11. The CMOS image sensor according to claim 10 , wherein the second storage unit is configured to have a capacitance to store power as the power supply for driving the drive unit when the switching unit disconnects the second storage unit from the DC voltage supplied from the supply line.

12. The method according to claim 3 , wherein the switching unit is turned off before the reset is performed by the reset unit in a state of storing the DC voltage supplied from the supply line of the pixel power source and is turned on after the output of the voltage stored by the first storage unit to the signal output line is completed by the output unit.

13. The method according to claim 3 , wherein the second storage unit is configured to have a capacitance to store power as the power supply for driving the drive unit when the switching unit disconnects the second storage unit from the DC voltage supplied from the supply line.

14. The method according to claim 3 , wherein the second storage unit has a first terminal and a second terminal, the first terminal being connected to the switching unit and the drive unit, the second terminal being separate from the drive unit.

15. The method according to claim 14 , wherein the second storage unit is configured to have a capacitance to store power as the power supply for driving the drive unit when the switching unit disconnects the second storage unit from the DC voltage supplied from the supply line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 040419/0001 →