IP Library Granted Patent US 8,405,468
Granted Patent B2
US 8,405,468 · App. 13/416,794 · Granted Mar 26, 2013

Systems, methods, and apparatus for electrical filters and input/output systems

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,405,468
App. No.
13/416,794
Granted
Mar 26, 2013
Kind
B2
Abstract

An electronic filtering device includes continuous trace on a dielectric substrate and a dissipation layer communicatively coupled to the trace. The dissipation layer may include disconnected metal particles, which may be embedded in a substrate, for example in an epoxy. The continuous trace may be meandering, for example crenulated, coil or spiral signal path. At least a second continuous trace may be spaced from the first by the substrate, and conductively coupled by a via. The electronic filtering device may be used in one or more printed circuit boards (PCBs) that form stages of an input/output system.

Claims (18)

1. An input/output (I/O) system comprising:

a first communicative component;

a second communicative component, wherein at least one of the first and the second communicative components includes a device that is superconducting below a critical temperature; and

a communicative connection that communicatively couples the first and the second communicative components, the communicative connection including a plurality of printed circuit board (PCB) based stages including a first stage and at least one additional stage communicatively coupled in series with the first stage between the first and the second communicative components, at least one of the first stage and the at least one additional stage including a continuous circuitous conductive trace carried by at least one PCB and a dissipative metal communicatively coupled to the continuous circuitous conductive trace to at least partially dissipate energy carried thereby.

2. The I/O system of claim 1 wherein the at least one PCB is a rigid PCB.

3. The I/O system of claim 1 wherein the at least one PCB is a flexible PCB.

4. The I/O system of claim 1 wherein the at least one additional stage is communicatively coupled directly to the second communicative component without any intervening stages therebetween.

5. The I/O system of claim 1 wherein the at least one PCB is a laminate structure.

6. The I/O system of claim 5 wherein the first stage and the at least one additional stage comprise respective portions of the at least one PCB and the first stage and the at least one additional stage are galvanically coupled to one another.

7. The I/O system of claim 1 wherein the first stage and the at least one additional stage each comprise portions of respective PCBs.

8. The I/O system of claim 7 , further comprising:

at least one connector that physically couples the respective PCBs and provides communications between the first stage and the at least one additional stage.

9. The I/O system of claim 1 wherein the at least one additional stage includes a second stage and a third stage, the second stage communicatively coupled in series in between the first stage and the third stage, and wherein the third stage is formed by at least one conductive trace on at least one PCB.

10. The I/O system of claim 1 wherein at least a portion of the continuous circuitous conductive trace includes at least one of a meandering signal path, a coiling signal path, and a spiraling signal path.

11. The I/O system of claim 1 wherein the at least one PCB includes multiple conductive traces, where each of at least two of the conductive traces on the PCB is a distinct signal channel.

12. The I/O system of claim 1 wherein at least a portion of at least one PCB includes multiple layers.

13. The I/O system of claim 1 wherein the superconducting device is a superconducting computer processor.

14. The I/O system of claim 13 wherein the superconducting computer processor is a superconducting quantum processor.

Assignments (9)
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2025
From: PSPIB UNITAS INVESTMENTS II INC.
To: D-WAVE SYSTEMS INC.; 1372934 B.C. LTD.
Reel/Frame 070470/0098 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Apr 14, 2023
From: D-WAVE SYSTEMS INC.; 1372934 B.C. LTD.
To: PSPIB UNITAS INVESTMENTS II INC., AS COLLATERAL AGENT
Reel/Frame 063340/0888 →
RELEASE OF SECURITY INTEREST Recorded Sep 20, 2022
From: PSPIB UNITAS INVESTMENTS II INC., IN ITS CAPACITY AS COLLATERAL AGENT
To: D-WAVE SYSTEMS INC.
Reel/Frame 061493/0694 →
SECURITY INTEREST Recorded Mar 3, 2022
From: D-WAVE SYSTEMS INC.
To: PSPIB UNITAS INVESTMENTS II INC.
Reel/Frame 059317/0871 →
SECURITY INTEREST Recorded Nov 29, 2019
From: D-WAVE SYSTEMS INC.
To: BDC CAPITAL INC.
Reel/Frame 051144/0499 →
SECURITY INTEREST Recorded Mar 22, 2019
From: D-WAVE SYSTEMS INC.
To: BDC CAPITAL INC.
Reel/Frame 048674/0188 →
RELEASE OF SECURITY INTEREST Recorded Apr 13, 2017
From: VENTURE LENDING & LEASING VI, INC.; VENTURE LENDING & LEASING VII, INC.
To: D-WAVE SYSTEMS INC.
Reel/Frame 042252/0256 →
CORRECTIVE ASSIGNMENT TO REMOVE APPL. NO. 8733763 PREVIOUSLY RECORDED AT REEL: 034841 FRAME: 0497. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded Jan 30, 2015
From: D-WAVE SYSTEMS INC.
To: VENTURE LENDING & LEASING VI, INC.; VENTURE LENDING & LEASING VII, INC.
Reel/Frame 034862/0237 →
SECURITY INTEREST Recorded Jan 29, 2015
From: D-WAVE SYSTEMS INC.
To: VENTURE LENDING & LEASING VI, INC.; VENTURE LENDING & LEASING VII, INC.
Reel/Frame 034841/0497 →