IP Library Granted Patent US 9,013,891
Granted Patent B2
US 9,013,891 · App. 13/417,103 · Granted Apr 21, 2015

3-D integrated package

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,013,891
App. No.
13/417,103
Granted
Apr 21, 2015
Kind
B2
Abstract

An electronics package includes one or more insulating layers and an electrically conductive transmission line. The electrically conductive transmission line includes a signal trace disposed substantially parallel to the one or more insulating layers. The electrically conductive transmission line further includes one or more signal vias electrically coupled to the signal trace. The one or more signal vias are configured to pass through at least a portion of the one or more insulating layers. The electronics package further includes one or more electrically conductive ground planes substantially parallel to the one or more insulating layers. The ground planes include one or more signal via ground cuts. The one or more signal via ground cuts provide clearance between the one or more signal vias and the one or more ground planes.

Claims (46)

1. An electronics package comprising:

a multilayer vertical transition, the multilayer vertical transition including:

a plurality of transition layers, each transition layer of the plurality of transition layers including:

an insulating layer;

a signal via, wherein:

the signal via passes through the insulating layer; and

the signal via is electrically coupled with the signal via of an adjacent transition layer;

a ground plane disposed at a face of the insulating layer, the ground plane including a signal cut, wherein the signal cut provides clearance between the ground plane and the signal via; and

a plurality of ground vias, wherein the ground vias are configured to electrically couple the ground plane of the transition layer with the ground plane of an adjacent transition layer;

an electrically conductive transmission line including:

a coplanar waveguide portion electrically coupled to a microstrip portion;

a capacitor electrically coupled to the microstrip portion, the capacitor configured to block direct current while allowing alternating current to pass;

the signal vias of the multilayer vertical transition; and

a signal pin electrically coupled to the signal vias, wherein the signal pin is configured to be electrically coupled to a printed circuit board (PCB) via a PCB signal trace deposited on the PCB; and

wherein an adjacent ground plane of the plurality of transition layers is configured to be adjacent to a package-PCB interface formed when the electronics package is mounted to the PCB, the adjacent ground plane including a transition ground cut, and wherein the transition ground cut provides clearance between the adjacent ground plane and the signal pin.

2. The electronics package of claim 1 , wherein the signal cuts are substantially circular.

3. The electronics package of claim 1 , wherein the transition ground cut is formed along an edge of the adjacent ground plane.

4. The electronics package of claim 1 , wherein the transition ground cut is substantially rectangular.

5. The electronics package of claim 1 , wherein the electronics package includes a ceramic material.

6. The electronics package of claim 1 , further including:

a ground plane adjacent to the capacitor, the adjacent ground plane including a capacitor ground cut adjacent to the capacitor.

7. The electronics package of claim 1 , wherein the signal vias of the plurality of transition layers are axially aligned.

8. The electronics package of claim 1 , wherein the signal vias of the plurality of transition layers are staggered.

9. The electronics package of claim 1 , wherein the electronics package is electrically coupled to an optoelectronic circuit.

10. Multiple component circuitry comprising:

a printed circuit board (PCB);

a PCB signal trace disposed on the PCB;

an integrated circuit package mounted on the PCB, the integrated circuit package comprising:

a multilayer vertical transition, the multilayer vertical transition including:

a plurality of transition layers, each transition layer of the plurality of transition layers including:

an insulating layer;

a signal via, wherein:

 the signal via passes through the insulating layer; and

 the signal via is electrically coupled with the signal via of an adjacent transition layer;

a ground plane disposed at a face of the insulating layer, the ground plane including a signal cut, wherein the signal cut provides clearance between the ground plane and the signal via; and

a plurality of ground vias, wherein the ground vias are configured to electrically couple the ground plane of the transition layer with the ground plane of an adjacent transition layer;

an electrically conductive transmission line, the transmission line including:

a coplanar waveguide portion electrically coupled to a microstrip portion;

a capacitor electrically coupled to the microstrip portion, the capacitor configured to block direct current while allowing alternating current to pass;

the signal vias of the multilayer vertical transition; and

a signal pin electrically coupled to the signal vias, wherein the signal pin is configured to be electrically coupled to the PCB signal trace at a package-PCB interface; and

wherein an adjacent ground plane of the plurality of transition layers is adjacent to the package-PCB interface, the adjacent ground plane including a transition ground cut, wherein the transition ground cut provides clearance between the adjacent ground plane and the signal pin at the package-PCB interface.

11. The multiple component circuitry of claim 10 , further comprising an optoelectronic circuit package mounted on the PCB.

12. The multiple component circuitry of claim 10 , wherein the signal cut forms a substantially circular opening in the ground plane.

13. The multiple component circuitry of claim 10 , wherein the signal vias of the plurality of transition layers are axially aligned.

14. The multiple component circuitry of claim 10 , wherein the signal vias of the plurality of transition layers are staggered.

Assignments (5)
PATENT RELEASE AND REASSIGNMENT Recorded Jul 5, 2022
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
Reel/Frame 060574/0001 →
SECURITY INTEREST Recorded Jul 1, 2022
From: II-VI INCORPORATED; II-VI DELAWARE, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; PHOTOP TECHNOLOGIES, INC.; COHERENT, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 060562/0254 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: FINISAR CORPORATION
To: II-VI DELAWARE, INC.
Reel/Frame 052286/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Sep 25, 2019
From: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 050484/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2012
From: SONG, YUNPENG; LIU, YONGSHENG; DENG, HONGYU
To: FINISAR CORPORATION
Reel/Frame 027840/0509 →