IP Library Granted Patent US 8,417,978
Granted Patent B2
US 8,417,978 · App. 13/451,487 · Granted Apr 9, 2013

System and method for reducing power consumption during periods of low link utilization

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,417,978
App. No.
13/451,487
Granted
Apr 9, 2013
Kind
B2
Abstract

A system and method for reducing power consumption during periods of low link utilization. A single enhanced core can be defined that enables operation of subset of parent physical layer devices (PHYs). The subset and parent PHYs can have a fundamental relationship that enables synchronous switching between them depending on the link utilization state.

Claims (27)

1. An Ethernet physical layer device, comprising:

a physical layer device core designed to operate in a first operating mode that enables transmission at a first transmission rate, said physical layer device core having an xB/yB encoder that converts x bits of data into y bits of line code for transmission while in said first operating mode; and

a control logic that switches a frequency of operation of said physical layer device core through application of a multiplier or divider to a timing element that produces a clock signal that enables said physical layer device core to operate in a second operating mode that enables transmission at a second transmission rate upon detection of a low link utilization condition, said second transmission rate being different from said first transmission rate, wherein operation of said physical layer device core in said second operating mode uses said xB/yB encoder.

2. The Ethernet physical layer device of claim 1 , wherein said control logic controls a frequency divider/multiplier.

3. The Ethernet physical layer device of claim 2 , wherein said frequency divider/multiplier switches said frequency of operation of said enhanced physical layer device by a factor of 10.

4. The Ethernet physical layer device of claim 1 , wherein said xB/yB encoder is a 64 B/66 B encoder.

5. The Ethernet physical layer device of claim 1 , wherein said enhanced physical layer device core implements 10 GBASE-KR.

6. The Ethernet physical layer device of claim 1 , wherein said control logic initiates signaling of a transition to said second operating mode where said enhanced physical layer device maintains synchronization with a second physical layer device during said transition.

7. The Ethernet physical layer device of claim 1 , wherein said control logic determines which of a plurality of lower frequencies corresponding to a respective plurality of lower utilization levels to switch to.

8. A method, comprising:

operating a physical layer device core in a first operating mode during a period of link utilization at a first level, said first operating mode enabling transmission at a first transmission rate, wherein said physical layer device core has an xB/yB encoder/decoder that converts x bits of data into y bits of line code for transmission while in said first operating mode;

signaling, to a receiving device, a transition of said physical layer device core to a second operating mode when a link utilization at a second level different from said first level is identified, said second operating mode enabling transmission at a second transmission rate different from said first transmission rate; and

transitioning said physical layer device core to said second operating mode, said second operating mode using said xB/yB encoder/decoder during said second operating mode, wherein said transition is based on an application of a multiplier or divider to a timing element that produces a clock signal used by said physical layer device core.

9. The method of claim 8 , wherein said multiplier or divider is ten.

10. The method of claim 9 , wherein said first operating mode is a 10 gigabit mode and said second operating mode is a 1 gigabit mode.

11. The method of claim 9 , wherein said first operating mode is a 1 gigabit mode and said second operating mode is a 10 gigabit mode.

12. The method of claim 11 , wherein said 10 gigabit mode is facilitated using 10 GBASE-KR.

13. The method of claim 8 , wherein said signaling comprises signaling a transition in which said physical layer device core maintains synchronization with a second physical layer device in during said transition.

14. The method of claim 8 , wherein said signaling comprises signaling a transition in which said physical layer device core continues to transmit a data stream during said transition.

15. An Ethernet physical layer device, comprising:

an physical layer device core designed having an xB/yB encoder/decoder that converts x bits of data into y bits of line code for transmission; and

a control logic that switches a frequency of operation of said physical layer device core to a second frequency lower than a first frequency, through application of a multiplier or divider to a timing element that produces a clock signal used by said physical layer device, upon detection of a low link utilization condition, wherein said xB/yB encoder/decoder is used during operation at both said first frequency and said second frequency.

16. The physical layer device of claim 15 , wherein said first frequency and said second frequency are different by a factor of 10.

17. The physical layer device of claim 15 , wherein said xB/yB encoder/decoder is a 64 B/66 B encoder/decoder.

18. The physical layer device of claim 15 , wherein said control logic controls a frequency divider/multiplier.

19. The physical layer device of claim 15 , wherein said physical layer device core implements 10 GBASE-KR.

20. The physical layer device of claim 15 , wherein said control logic determines which of a plurality of lower frequencies corresponding to a respective plurality of lower utilization levels to switch to.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2012
From: DIAB, WAEL WILLIAM; BAUMER, HOWARD
To: BROADCOM CORPORATION
Reel/Frame 028078/0143 →