IP Library Granted Patent US 8,330,422
Granted Patent B2
US 8,330,422 · App. 13/466,794 · Granted Dec 11, 2012

Charger system and method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,330,422
App. No.
13/466,794
Granted
Dec 11, 2012
Kind
B2
Abstract

Systems and methods of providing power through a Universal Serial Bus connector are provided. A charging system comprises an interface configured to receive power, a power converter coupled to the power source interface, the power converter configured to use the received power to generate power output, and a charging controller configured to control an amount of power provided at the USB connector on the power lines derived from the power output, and configured to generate an identification signal on the USB connector's two data lines, the identification signal usable to indicate the charger is not subject to standard USB power limitations, the identification signal provided through the use of a resistance between the D+ and D− data lines.

Claims (25)

1. A charger configured to provide power through a Universal Serial Bus (USB) interface, the charger comprising:

a power converter configured to receive power from a power source and to generate a power output; and

a charging controller configured to control an amount of power output from the charger, and to communicate an identification signal via USB data lines, the identification signal for indicating that the power output exceeds standard USB power limits.

2. The charger of claim 1 , wherein the data lines comprise a D+ line and a D− line, and the identification signal is based on a resistance between the D+ and D− data lines.

3. The charger of claim 2 , wherein the identification signal is based on the data lines being pulled into a high state.

4. The charger of claim 3 , wherein the data lines are pulled into the high state using at least one resistor.

5. The charger of claim 1 , further comprising at least one Universal Serial Bus connector coupled to the charging controller.

6. A method for providing a charge current through a Universal Serial Bus (USB) connector, the USB connector comprising a D+ data line and a D− data line, the method comprising:

receiving power at an interface configured to receive power from a power source;

converting the received power to a power output;

delivering the power output to the USB connector; and

communicating an identification signal via the D+ and D− data lines, the identification signal for indicating that the power output exceeds standard USB power limits.

7. The method of claim 6 wherein the identification signal is based on a resistance between the D+ and D− data lines.

8. The method of claim 7 , wherein the identification signal comprises the data lines being pulled into a high state.

9. The method of claim 8 , further comprising pulling the data lines into the high state using at least one resistor.

10. The method of claim 6 , further comprising a plurality of USB connectors, each USB connector operable to provide the identification signal.

11. A method for providing a charge current through a Universal Serial Bus (USB) connector, the USB connector comprising a D+ data line and a D− data line, the method comprising:

receiving power at an interface configured to receive power from an external power source;

converting the received power to a power output;

controlling an amount of power delivered to the USB connector, the controlled amount of power derived from the power output;

enabling an identification signal on the D+ and D− data lines; and

delivering output power to the USB connector based on at least one of voltage and current draw detectable from power lines of the USB connector, the output power not being limited by standard USB power limits.

12. The method of claim 11 , wherein the identification signal comprises D+ and D− in a high logic state.

13. The method of claim 12 , wherein the data lines are pulled into a high state through resistance.

14. The method of claim 13 , further comprising pulling the data lines into the high using at least one resistor.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2016
From: BLACKBERRY LIMITED
To: FUNDAMENTAL INNOVATION SYSTEMS INTERNATIONAL LLC
Reel/Frame 040792/0483 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2015
From: BLACKBERRY LIMITED
To: FUNDAMENTAL INNOVATION SYSTEMS INTERNATIONAL LLC
Reel/Frame 037324/0978 →
CHANGE OF NAME Recorded Aug 17, 2015
From: RESEARCH IN MOTION LIMITED
To: BLACKBERRY LIMITED
Reel/Frame 036356/0472 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2012
From: BAYNE, RYAN M.; SKARINE, ALEXEI; GREEN, STEVE
To: RESEARCH IN MOTION LIMITED
Reel/Frame 028271/0526 →