IP Library Granted Patent US 8,775,898
Granted Patent B2
US 8,775,898 · App. 13/474,664 · Granted Jul 8, 2014

Systems and methods for hardware flexible low density parity check conversion

Inventors: Zongwang Li (Dublin, CA); Shaohua Yang (Santa Clara, CA)
Assignee: LSI Corporation
H03M13/116H03M13/255
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,775,898
App. No.
13/474,664
Filed
May 17, 2012
Granted
Jul 8, 2014
Kind
B2
Art Unit
2117
USPC
714/758
Abstract

The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for data encoding.

Claims (33)

1. A data encoding system, the system comprising:

a data encoder circuit operable to apply an encoding algorithm to a data set to yield an initial codeword, wherein the initial codeword includes at least one initial circulant;

a codeword conversion circuit operable to rearrange elements of the initial circulant to yield a divisible circulant including a selected number of sub-circulants, and to reform the initial codeword to include the divisible circulant to yield a converted codeword.

2. The system of claim 1 , wherein the selected number of sub-circulants is programmable.

3. The system of claim 1 , wherein the selected number of sub-circulants is fixed.

4. The system of claim 1 , wherein the codeword conversion circuit is further operable to determine codeword permutation indices based at least in part on the selected number of sub-circulants.

5. The system of claim 4 , wherein the codeword permutation indices are calculated in accordance with the following equation:

Permutation Index( i )=mod( i,s )*( p/s )+floor( i/s ), for i =0 to p −1,

wherein p is the size of the initial circulant, and s is the selected number of sub-circulants.

6. The system of claim 4 , wherein rearranging the elements of the initial circulant to yield the divisible circulant including a selected number of sub-circulants is done by swapping rows of the initial circulant in accordance with the permutation indices to yield an interim data set.

7. The system of claim 6 , wherein rearranging the elements of the initial circulant to yield the divisible circulant including a selected number of sub-circulants further includes swapping columns of the interim data set in accordance with the permutation indices to yield the divisible circulant.

8. The system of claim 4 , wherein rearranging the elements of the initial circulant to yield the divisible circulant including a selected number of sub-circulants is done by swapping columns of the initial circulant in accordance with the permutation indices to yield an interim data set.

9. The system of claim 8 , wherein rearranging the elements of the initial circulant to yield the divisible circulant including a selected number of sub-circulants further includes swapping rows of the interim data set in accordance with the permutation indices to yield the divisible circulant.

10. The system of claim 1 , wherein the encoding algorithm is a low density parity check encoding algorithm.

11. A method for codeword conversion, the method comprising:

applying a data encoding algorithm to a data set to yield an initial codeword, wherein the initial codeword includes at least one initial circulant;

rearranging elements of the initial circulant to yield a divisible circulant including a selected number of sub-circulants; and

reforming the initial codeword to include the divisible circulant to yield a converted codeword.

12. The method of claim 11 , wherein the method further comprises determining codeword permutation indices based at least in part on the selected number of sub-circulants.

13. The method of claim 11 , wherein the codeword permutation indices are calculated in accordance with the following equation:

Permutation Index( i )=mod( i,s )*( p/s )+floor( i/s ), for i =0 to p −1,

wherein p is the size of the initial circulant, and s is the selected number of sub-circulants.

14. The method of claim 11 , wherein rearranging the elements of the initial circulant to yield the divisible circulant including a selected number of sub-circulants is done by swapping rows of the initial circulant in accordance with the permutation indices to yield an interim data set.

15. The method of claim 14 , wherein rearranging the elements of the initial circulant to yield the divisible circulant including a selected number of sub-circulants further includes swapping columns of the interim data set in accordance with the permutation indices to yield the divisible circulant.

16. The method of claim 11 , wherein rearranging the elements of the initial circulant to yield the divisible circulant including a selected number of sub-circulants is done by swapping columns of the initial circulant in accordance with the permutation indices to yield an interim data set.

17. The method of claim 16 , wherein rearranging the elements of the initial circulant to yield the divisible circulant including a selected number of sub-circulants further includes swapping rows of the interim data set in accordance with the permutation indices to yield the divisible circulant.

18. The method of claim 11 , wherein the data encoding algorithm is a low density parity check encoding algorithm.

19. A storage device, the storage device comprising:

a data encoder circuit operable to apply an encoding algorithm to a data set to yield an initial codeword, wherein the initial codeword includes at least one initial circulant;

a codeword conversion circuit operable to rearrange elements of the initial circulant to yield a divisible circulant including a selected number of sub-circulants, and to reform the initial codeword to include the divisible circulant to yield a converted codeword;

a transmission circuit operable to store the converted codeword to a storage medium;

a processing circuit operable to receive the converted codeword from the storage medium and to generate the data set from the converted codeword.

20. The storage device of claim 19 , wherein the encoding algorithm is a low density parity check encoding algorithm, and wherein the processing circuit includes a low density parity check data decoding circuit.

Assignments (11)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 17, 2012
From: LI, ZONGWANG; YANG, SHAOHUA
To: LSI CORPORATION
Reel/Frame 028229/0882 →
Continuity (1)
Related Publication 20130311846A1 · Nov 21, 2013