IP Library Patent Application 13479804
Patent Application
App. No. 13/479,804

Transistor Overcurrent Detection

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
13/479,804
Abstract

Circuits and methods for overcurrent fault detection using a debounce timer to qualify the presence of an overcurrent fault based on an overcurrent signal being asserted for at least a predetermined time interval. The debounce timer may be used in conjunction with state-qualified fault sensing and/or blank-time-qualified fault sensing.

Claims (32)

1 . A method of qualifying an overcurrent fault signal, comprising:

furnishing a state qualifier element responsive to a state input and responsive to an overcurrent input generated by sensing an overcurrent condition, said state qualifier element having a qualifier output, said state qualifier element configured to assert said qualifier output when said state input and said overcurrent input are mutually asserted;

furnishing a debounce timer having a debounce reset input and an overcurrent fault signal output;

coupling the qualifier output to the debounce reset input; and

causing said overcurrent fault signal to transition to indicate said overcurrent condition at a predetermined time after said debounce reset input transitions to an asserted state if the qualifier output remains asserted during said predetermined time.

2 . The method of claim 1 , further comprising:

furnishing a blank timer having a blanking reset input responsive to said state input and a blanking signal output operably coupled to said qualifier element;

wherein said blank timer delays said blanking signal output for a second predetermined time after said state input transitions to an asserted state.

3 . The method of claim 1 , wherein said predetermined time ranges from approximately 1 nanosecond to 100 milliseconds.

4 . The method of claim 2 , wherein said second predetermined time ranges from approximately 1 nanosecond to 100 milliseconds.

5 . The method of claim 1 , further comprising:

furnishing a comparator coupled to a driven device and providing the overcurrent input indicative of a voltage across the driven device exceeding a threshold voltage.

6 . The method of claim 1 , wherein the state input is a signal indicative of a conduction state of a driven device.

7 . A circuit adapted to sense and signal an overcurrent fault, comprising:

a state qualifier element responsive to a state input and responsive to an overcurrent input, and having a qualifier output, said state qualifier element configured to assert said qualifier output when said state input and said overcurrent input are mutually asserted; and

a debounce timer having a debounce reset input and a overcurrent fault signal output, said debounce reset input operably coupled to said qualifier output,

wherein said debounce timer causes said overcurrent fault signal to transition to indicate an overcurrent condition at a predetermined time after said debounce reset input transitions to an asserted state if the qualifier output remains asserted during said predetermined time.

8 . The circuit of claim 7 , further comprising:

a blank timer having a blanking reset input responsive to said state input and a blanking signal output operably coupled to said state qualifier element,

wherein said blank timer delays said blanking signal output for a second predetermined time after said state input transitions to an asserted state.

9 . The circuit of claim 7 , wherein said predetermined time ranges from approximately 1 nanosecond to 100 milliseconds.

10 . The circuit of claim 8 , wherein said second predetermined time ranges from approximately 1 nanosecond to 100 milliseconds.

11 . The circuit of claim 7 , further comprising a comparator coupled to a driven device and providing the overcurrent input indicative of a voltage across the driven device exceeding a threshold voltage.

12 . The circuit of claim 7 , wherein the state input is a signal indicative of a conduction state of a driven device.

13 . An apparatus for qualifying an overcurrent fault signal, comprising:

means for furnishing a state qualifier element responsive to a state input and responsive to an overcurrent input generated by sensing an overcurrent condition, said state qualifier element having a qualifier output, said state qualifier element configured to assert said qualifier output when said state input and said overcurrent input are mutually asserted;

means for furnishing a debounce timer having a debounce reset input and an overcurrent fault signal output;

means for coupling the qualifier output to the debounce reset input; and

means for causing said overcurrent fault signal to transition to indicate said overcurrent condition at a predetermined time after said debounce reset input transitions to an asserted state if the qualifier output remains asserted during said predetermined time.

14 . The apparatus of claim 13 , further comprising:

means for furnishing a blank timer having a blanking reset input responsive to said state input and a blanking signal output operably coupled to said qualifier element;

wherein said blank timer delays said blanking signal output for a second predetermined time after said state input transitions to an asserted state.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2014
From: ALLEGRO MICROSYSTEMS EUROPE LIMITED
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 034171/0492 →
CONVERSION AND NAME CHANGE Recorded Apr 10, 2013
From: ALLEGRO MICROSYSTEMS, INC.
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 030426/0178 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2012
From: CHRISTIE, ROBERT DOUGLAS
To: ALLEGRO MICROSYSTEMS, INC.
Reel/Frame 028293/0414 →