IP Library Granted Patent US 9,183,988
Granted Patent B2
US 9,183,988 · App. 13/489,028 · Granted Nov 10, 2015

Chip component, substrate and electronic apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,183,988
App. No.
13/489,028
Granted
Nov 10, 2015
Kind
B2
Abstract

A chip component is provided with a block including a dielectric, input and output terminals, which are the first and second terminals that are provided on the surface of the block, an adjustment terminal that is a third terminal that includes an internal electrode extended into the block and that is provided on the surface of the block, and at least two inter-terminal circuits that are provided in the block and that are connected between at least two sets of two terminals of the first, second, and third terminals.

Claims (39)

1. A chip component comprising:

a block including:

a dielectric;

a first terminal and a second terminal that are provided on a surface of the block;

a third terminal including a single electrode that includes a first portion provided on the surface of the block and a second portion that extends into the block; and

an inter-terminal circuit provided in the block and connected between at least two of the first terminal, the second terminal, or the second portion of the single electrode of the third terminal.

2. The chip component of claim 1 , further comprising:

another inter-terminal circuit provided in the block and connected between at least two of the first terminal, the second terminal, or the second portion of the single electrode of the third terminal.

3. The chip component of claim 2 , wherein

the first terminal, the second terminal, and the third terminal are exposed at least on one face of the block and positioned to electrically connect to opposing footpads disposed on a face of a circuit substrate.

4. The component of claim 3 , wherein

a constant of the chip component is changed when the first terminal, the second terminal, and the third terminal are electrically connected to said opposing footpads.

5. The component of claim 3 , wherein

the inter-terminal circuit is a capacitance element, and said opposing footpads include a first footpad, a second footpad, and a third footpad, and

an inter-input and output-terminal capacitance of the chip component changes with interconnections between the first footpad, the second footpad, and the third footpad.

6. The component of claim 3 , wherein

the inter-terminal circuit is an inductive element, and said opposing footpads include a first footpad, a second footpad, and a third footpad, and

an inter-input and output-terminal inductance of the chip component changes with interconnections between the first footpad, the second footpad, and the third footpad.

7. The component of claim 3 , wherein

the inter-terminal circuit is a resistance element, and said opposing footpads include a first footpad, a second footpad, and a third footpad, and

an inter-input and output-terminal resistance of the chip component changes with interconnections between the first footpad, the second footpad, and the third footpad.

8. The component of claim 3 , further comprising:

a capacitance element, an inductive element, and an resistance element disposed in the block and each electrically connected to two of the first terminal, the second terminal, or the second portion of the single electrode of the third terminal, wherein

said opposing footpads include a first footpad, a second footpad, and a third footpad, and

an inter-input and output-terminal impedance of the chip component changes with interconnections between the first footpad, the second footpad, and the third footpad.

9. The chip component of claim 3 , wherein

when a first pad of said opposing footpads is electrically connected to a second pad of said opposing footpads, but not electrically connected to a third pad of said opposing footpads, a constant of said block is changed by the inter-terminal circuit but not said another inter-terminal circuit.

10. The chip component of claim 9 , wherein

said first pad is electrically connected to said second pad via a direct circuit connection.

11. The chip component of claim 9 , wherein

said first pad is electrically connected to said second pad via an alternation circuit connection.

12. The chip component of claim 9 , wherein

said first pad is electrically connected to said second pad via an external circuit component.

13. The chip component of claim 9 , wherein

said first pad is electrically connected to said second pad via a plurality of external circuit components.

14. The chip component of claim 3 , wherein said opposing foot pads include a first pair of opposing foot pads abutting the first terminal and the second terminal, and a second pair of opposing foot pads abutting the third terminal.

15. The chip component of claim 14 , wherein

adjusting connections between said opposing footpads changes a constant of the chip component, and

said constant of the chip component includes at least one of a resistance, an inductance, or a capacitance.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2017
From: SONY CORPORATION
To: SONY MOBILE COMMUNICATIONS INC.
Reel/Frame 043943/0631 →
ASSIGNMENT OF PARTIAL RIGHTS Recorded Sep 30, 2015
From: SONY MOBILE COMMUNICATONS INC.
To: SONY CORPORATION
Reel/Frame 036720/0980 →
CHANGE OF NAME Recorded Feb 19, 2015
From: SONY ERICSSON MOBILE COMMUNICATIONS JAPAN, INC.
To: SONY MOBILE COMMUNICATIONS JAPAN, INC.
Reel/Frame 035045/0583 →
CHANGE OF NAME Recorded Feb 9, 2015
From: SONY MOBILE COMMUNICATIONS JAPAN, INC.
To: SONY MOBILE COMMUNICATIONS INC.
Reel/Frame 034924/0285 →