System and method for implementing a single chip having a multiple sub-layer PHY
View Patent ↗A system and method are disclosed for supporting 10 Gigabit digital serial communications. Many of the functional components and sublayers of a 10 Gigabit digital serial communications transceiver module are integrated into a single IC chip using the same CMOS technology throughout the single chip. The single chip includes a PMD transmit/receive CMOS sublayer, a PMD PCS CMOS sublayer, a XGXS PCS CMOS sublayer, and a XAUI transmit/receive CMOS sublayer. The single chip supports both 10 Gigabit Ethernet operation and 10 Gigabit Fiber Channel operation. The single chip interfaces to a MAC, an optical PMD, and non-volatile memory.
1. A single-chip multi-sublayer PHY to support 10 Gigabit digital serial communications, said single-chip comprising:
a Physical Media Dependent (PMD) transmit/receive Complementary Metal Oxide Semiconductor (CMOS) sublayer supporting at least 10 Gigabit Ethernet operation and 10 Gigabit Fibre Channel operation, wherein said PMD transmit/receive CMOS sublayer comprises a PMD transmitter and a PMD receiver; and
a 10 Gigabit Attachment Unit Interface (XAUI) transmit/receive CMOS sublayer supporting at least 10 Gigabit Ethernet operation and 10 Gigabit Fibre Channel operation, wherein said XAUI transmit/receive CMOS sublayer comprises a XAUI transmitter and a XAUI receiver,
wherein said PMD transmitter and said XAUI transmitter are operable to switch between at least one internally generated reference clock and at least one externally generated reference clock to support the 10 Gigabit digital serial communications based upon an asynchronous mode or synchronous mode, wherein said single-chip operates in said synchronous mode using said at least one internally generated reference clock and said single-chip operates in said asynchronous mode using said at least one externally generated reference clock.
2. The single-chip of claim 1 , wherein said PMD transmit/receive CMOS sublayer and said XAUI transmit/receive CMOS sublayer comprise 0.13 micron CMOS technology.
3. The single-chip of claim 1 , further comprising a Physical Media Dependent Physical Coding Sublayer (PMD PCS) CMOS sublayer supporting at least 10 Gigabit Ethernet operation and 10 Gigabit Fibre Channel operation.
4. The single-chip of claim 1 , further comprising a 10 Gigabit Ethernet Physical Coding Sublayer (XGXS PCS) CMOS sublayer supporting at least 10 Gigabit Ethernet operation and 10 Gigabit Fibre Channel operation.
5. The single-chip of claim 1 , wherein said XAUI transmit/receive CMOS sublayer comprises an interface to a media access controller (MAC).
6. The single-chip of claim 1 , wherein said PMD transmit/receive CMOS sublayer comprises an interface to an optical PMD.
7. The single-chip of claim 1 , wherein said single chip comprises an interface to a non-volatile memory.
8. The single-chip of claim 1 , wherein said single chip comprises a single MDIO interface.
9. The single-chip of claim 1 , wherein said single-chip is compatible with a XENPAK Multi-Source Agreement.
10. The single-chip of claim 1 , wherein said single-chip is compatible with a XPAK Multi-Source Agreement.
11. The single-chip of claim 1 , wherein said PMD transmit/receive CMOS sublayer supports signal equalization.
12. A method to support 10 Gigabit digital serial communications, said method comprising:
integrating a Physical Media Dependent (PMD) transmit/receive Complementary Metal Oxide Semiconductor (CMOS) sublayer into a single-chip multi-sublayer PHY to support at least 10 Gigabit Ethernet operation and 10 Gigabit Fibre Channel operation, wherein said PMD transmit/receive CMOS sublayer comprises a PMD transmitter and a PMD receiver; and
integrating a 10 Gigabit Attachment Unit Interface (XAUI) transmit/receive CMOS sublayer into said single-chip multi-sublayer PHY to support at least 10 Gigabit Ethernet operation and 10 Gigabit Fibre Channel operation, wherein said XAUI transmit/receive CMOS sublayer comprises a XAUI transmitter and a XAUI receiver,
wherein said PMD transmitter and said XAUI transmitter are operable to switch between at least one internally generated reference clock and at least one externally generated reference clock to support said 10 Gigabit digital serial communications based upon an asynchronous mode or synchronous mode, wherein said single-chip multi-sublayer PHY operates in said synchronous mode using said at least one internally generated reference clock and said single-chip multi-sublayer PHY operates in said asynchronous mode using said at least one externally generated reference clock.
13. The method of claim 12 , wherein said PMD transmit/receive CMOS sublayer and said XAUI transmit/receive CMOS sublayer comprise 0.13 micron CMOS technology.
14. The method of claim 12 , comprising integrating a Physical Media Dependent Physical Coding Sublayer (PMD PCS) CMOS sublayer into said single-chip multi-sublayer PHY to support at least 10 Gigabit Ethernet operation and 10 Gigabit Fibre Channel operation.
15. The method of claim 12 , comprising integrating a 10 Gigabit Ethernet Physical Coding Sublayer (XGXS PCS) CMOS sublayer into said single-chip multi-sublayer PHY to support at least 10 Gigabit Ethernet operation and 10 Gigabit Fibre Channel operation.
16. The method of claim 12 , comprising interfacing said XAUI transmit/receive CMOS sublayer to a media access controller (MAC).
17. The method of claim 12 , comprising interfacing said PMD transmit/receive CMOS sublayer to an optical PMD.
18. The method of claim 12 , comprising interfacing said single-chip to a non-volatile memory.
19. The method of claim 12 , comprising integrating a single MDIO interface into said single-chip.
20. The method of claim 12 , wherein said PMD transmit/receive CMOS sublayer supports signal equalization.