IP Library Granted Patent US 8,729,552
Granted Patent B2
US 8,729,552 · App. 13/494,414 · Granted May 20, 2014

Backplane for flat panel display apparatus, flat panel display apparatus including the same, and method of manufacturing backplane for flat panel display apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,729,552
App. No.
13/494,414
Granted
May 20, 2014
Kind
B2
Abstract

In one aspect, a back plane for a flat panel display apparatus include: a substrate; a source electrode and a drain electrode formed on the substrate; a capacitor bottom electrode formed on a same layer as the source/drain electrodes; an active layer formed on the substrate in correspondence to the source electrode and the drain electrode; a blocking layer interposed between the source electrode and the drain electrode and the active layer; a first insulation layer formed on the substrate to cover the active layer; a gate electrode formed on the first insulation layer in correspondence to the active layer; a capacitor top electrode formed on a same layer as the gate electrode in correspondence to the capacitor bottom electrode; and a second insulation layer formed on the first insulation layer to cover the gate electrode and the capacitor top electrode is provided.

Claims (44)

1. A back plane for a flat panel display apparatus, the back plane comprising:

a substrate;

a source electrode and a drain electrode formed on the substrate, each of the source electrode and the drain electrode having a side surface and a top surface;

a capacitor bottom electrode formed on a same layer as the source/drain electrodes;

an active layer formed on the substrate in correspondence to the source electrode and the drain electrode;

a blocking layer interposed between the source electrode and the active layer and between the drain electrode and the active layer, the blocking layer contacting the side surface of the source electrode and the side surface of the drain electrode;

a first insulation layer formed on the substrate to cover the active layer and continuously extended to cover the capacitor bottom electrode;

a gate electrode formed on the first insulation layer in correspondence to the active layer;

a capacitor top electrode formed on a same layer as the gate electrode in correspondence to the capacitor bottom electrode; and

a second insulation layer formed on the first insulation layer to cover the gate electrode and the capacitor top electrode.

2. The back plane for a flat panel display apparatus of claim 1 , further comprising a buffer layer interposed between the substrate and the source electrode and the drain electrode.

3. The back plane for a flat panel display apparatus of claim 1 , wherein the active layer contains an oxide semiconductor.

4. The back plane for a flat panel display apparatus of claim 3 , wherein the active layer contains at least one material selected from the group consisting of indium (In), gallium (Ga), tin (Sn), zirconium (Zr), vanadium (V), hafnium (Hf), cadmium (Cd), germanium (Ge), and zinc (Zn).

5. The back plane for a flat panel display apparatus of claim 1 , wherein

the source electrode and the drain electrode comprise first layers, second layers, and third layers that are formed on the substrate, and

the second layers are formed of a metal with less electric resistance as compared to the first and third layers.

6. The back plane for a flat panel display apparatus of claim 5 , wherein the second layers are formed of aluminum (Al), or copper (Cu).

7. The back plane for a flat panel display apparatus of claim 5 , wherein the blocking layer prevents a metal constituting the second layers from diffusing toward the active layer and the first insulation layer directly contacts a portion of the substrate, a portion of the top of the source electrode, a portion of the top of the drain electrode and a portion of the active layer.

8. The back plane for a flat panel display apparatus of claim 1 , wherein the active layer overlaps at least portions of the top surfaces of the source electrode and the drain electrode.

9. The back plane for a flat panel display apparatus of claim 1 , wherein the blocking layer is interposed between the source electrode and the drain electrode and the active layer to prevent the active layer from directly contacting the source electrode and the drain electrode.

10. The back plane for a flat panel display apparatus of claim 1 , wherein the blocking layer is formed of a titanium oxide or a tungsten oxide.

11. A flat panel display apparatus comprising:

the back plane for a flat panel display apparatus of claim 1 ;

a pixel electrode which is formed on the second insulation layer and is electrically connected to the source electrode or the drain electrode;

an intermediate layer which is formed on the pixel electrode and comprises an emissive layer; and

a counter electrode which is formed to face the pixel electrode across the intermediate layer.

12. The flat panel display apparatus of claim 11 , further comprising a third insulation layer which is formed on the second insulation layer to cover end portions of the pixel electrode and comprises an opening for exposing at least a portion of the pixel electrode.

13. A flat panel display apparatus comprising:

the back plane for a flat panel display apparatus of claim 1 ;

a pixel electrode which is formed on the substrate on a same layer as the source electrode and the drain electrode and is electrically connected to the source electrode or the drain electrode;

an intermediate layer which is formed on the pixel electrode and comprises an emissive layer; and

a counter electrode which is formed to face the pixel electrode across the intermediate layer.

14. The flat panel display apparatus of claim 13 , wherein

the first insulation layer comprises a first opening which exposes at least a portion of the pixel electrode, and

the second insulation layer comprises a second opening which is formed adjacent to the first opening or inside the first opening to expose at least a portion of the pixel electrode.

15. The flat panel display apparatus of claim 13 , wherein

the source electrode and the drain electrode comprise first layers, second layers, and third layers that are formed on the substrate,

the first layers contain a metal oxide,

the second layers are formed of a metal with less electric resistance as compared to the first and third layers,

the pixel electrode comprises a first conductive layer, a second conductive layer, and a third conductive layer that are formed on the substrate in the order stated,

the first conductive layer contains a metal oxide, and

the second and third conductive layers comprise openings for exposing the first conductive layer.

16. The flat panel display apparatus of claim 15 , wherein the second layers are formed of aluminum (Al), copper (Cu), or an aluminum alloy.

17. The flat panel display apparatus of claim 13 , wherein the counter electrode reflects light emitted by the emissive layer.

Assignments (2)
MERGER Recorded Aug 31, 2012
From: SAMSUNG MOBILE DISPLAY CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 028921/0334 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 12, 2012
From: KIM, KWANG-SUK; KIM, MIN-KYU
To: SAMSUNG MOBILE DISPLAY CO., LTD.
Reel/Frame 028390/0538 →